second.fit.eqn

VHDL语言设计的秒表

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L35Q is enmin~reg0 at LC_X1_Y24_N9
--operation mode is normal

A1L35Q_lut_out = A1L33 & (A1L34 & (A1L37) # !A1L34 & A1L35Q) # !A1L33 & A1L35Q;
A1L35Q = DFFEAS(A1L35Q_lut_out, GLOBAL(clk), VCC, , , , , , );


--count[0] is count[0] at LC_X1_Y24_N1
--operation mode is arithmetic

count[0]_lut_out = !count[0];
count[0] = DFFEAS(count[0]_lut_out, GLOBAL(clk), GLOBAL(reset), , setsec, , , A1L6, );

--A1L4 is count[0]~300 at LC_X1_Y24_N1
--operation mode is arithmetic

A1L4_cout_0 = count[0];
A1L4 = CARRY(A1L4_cout_0);

--A1L5 is count[0]~300COUT1_329 at LC_X1_Y24_N1
--operation mode is arithmetic

A1L5_cout_1 = count[0];
A1L5 = CARRY(A1L5_cout_1);


--count[1] is count[1] at LC_X1_Y24_N2
--operation mode is arithmetic

count[1]_lut_out = count[1] $ A1L37 $ A1L4;
count[1] = DFFEAS(count[1]_lut_out, GLOBAL(clk), GLOBAL(reset), , setsec, , , A1L6, );

--A1L8 is count[1]~304 at LC_X1_Y24_N2
--operation mode is arithmetic

A1L8_cout_0 = count[1] & !A1L37 & !A1L4 # !count[1] & (!A1L4 # !A1L37);
A1L8 = CARRY(A1L8_cout_0);

--A1L9 is count[1]~304COUT1_330 at LC_X1_Y24_N2
--operation mode is arithmetic

A1L9_cout_1 = count[1] & !A1L37 & !A1L5 # !count[1] & (!A1L5 # !A1L37);
A1L9 = CARRY(A1L9_cout_1);


--count[2] is count[2] at LC_X1_Y24_N3
--operation mode is arithmetic

count[2]_lut_out = A1L37 $ count[2] $ !A1L8;
count[2] = DFFEAS(count[2]_lut_out, GLOBAL(clk), GLOBAL(reset), , setsec, , , A1L6, );

--A1L11 is count[2]~308 at LC_X1_Y24_N3
--operation mode is arithmetic

A1L11_cout_0 = A1L37 & (count[2] # !A1L8) # !A1L37 & count[2] & !A1L8;
A1L11 = CARRY(A1L11_cout_0);

--A1L12 is count[2]~308COUT1 at LC_X1_Y24_N3
--operation mode is arithmetic

A1L12_cout_1 = A1L37 & (count[2] # !A1L9) # !A1L37 & count[2] & !A1L9;
A1L12 = CARRY(A1L12_cout_1);


--count[3] is count[3] at LC_X1_Y24_N4
--operation mode is arithmetic

count[3]_lut_out = count[3] $ A1L11;
count[3] = DFFEAS(count[3]_lut_out, GLOBAL(clk), GLOBAL(reset), , setsec, , , A1L6, );

--A1L14 is count[3]~312 at LC_X1_Y24_N4
--operation mode is arithmetic

A1L14 = A1L15;


--count[4] is count[4] at LC_X1_Y24_N5
--operation mode is arithmetic

count[4]_carry_eqn = (!A1L14 & GND) # (A1L14 & VCC);
count[4]_lut_out = count[4] $ !count[4]_carry_eqn;
count[4] = DFFEAS(count[4]_lut_out, GLOBAL(clk), GLOBAL(reset), , setsec, , , A1L6, );

--A1L18 is count[4]~316 at LC_X1_Y24_N5
--operation mode is arithmetic

A1L18_cout_0 = count[4] & !A1L14;
A1L18 = CARRY(A1L18_cout_0);

--A1L19 is count[4]~316COUT1_331 at LC_X1_Y24_N5
--operation mode is arithmetic

A1L19_cout_1 = count[4] & !A1L14;
A1L19 = CARRY(A1L19_cout_1);


--count[5] is count[5] at LC_X1_Y24_N6
--operation mode is arithmetic

count[5]_carry_eqn = (!A1L14 & A1L18) # (A1L14 & A1L19);
count[5]_lut_out = count[5] $ (count[5]_carry_eqn);
count[5] = DFFEAS(count[5]_lut_out, GLOBAL(clk), GLOBAL(reset), , setsec, , , A1L6, );

--A1L21 is count[5]~320 at LC_X1_Y24_N6
--operation mode is arithmetic

A1L21_cout_0 = !A1L18 # !count[5];
A1L21 = CARRY(A1L21_cout_0);

--A1L22 is count[5]~320COUT1_332 at LC_X1_Y24_N6
--operation mode is arithmetic

A1L22_cout_1 = !A1L19 # !count[5];
A1L22 = CARRY(A1L22_cout_1);


--count[6] is count[6] at LC_X1_Y24_N7
--operation mode is normal

count[6]_carry_eqn = (!A1L14 & A1L21) # (A1L14 & A1L22);
count[6]_lut_out = count[6] $ (!count[6]_carry_eqn);
count[6] = DFFEAS(count[6]_lut_out, GLOBAL(clk), GLOBAL(reset), , setsec, , , A1L6, );


--A1L37 is rtl~45 at LC_X1_Y24_N0
--operation mode is normal

A1L37 = !count[1] & !count[2] & count[3] & count[0];


--A1L33 is enmin~206 at LC_X2_Y24_N2
--operation mode is normal

A1L33 = setsec & (count[4] # A1L35Q);


--A1L34 is enmin~207 at LC_X2_Y24_N4
--operation mode is normal

A1L34 = reset & (count[6] & !count[5] # !count[6] & (A1L35Q));


--A1L6 is count[0]~327 at LC_X1_Y24_N8
--operation mode is normal

A1L6 = count[6] & (count[5] # count[4] & A1L37);


--setsec is setsec at PIN_6
--operation mode is input

setsec = INPUT();


--reset is reset at PIN_5
--operation mode is input

reset = INPUT();


--clk is clk at PIN_2
--operation mode is input

clk = INPUT();


--enmin is enmin at PIN_4
--operation mode is output

enmin = OUTPUT(A1L35Q);


--daout[0] is daout[0] at PIN_8
--operation mode is output

daout[0] = OUTPUT(count[0]);


--daout[1] is daout[1] at PIN_11
--operation mode is output

daout[1] = OUTPUT(count[1]);


--daout[2] is daout[2] at PIN_12
--operation mode is output

daout[2] = OUTPUT(count[2]);


--daout[3] is daout[3] at PIN_13
--operation mode is output

daout[3] = OUTPUT(count[3]);


--daout[4] is daout[4] at PIN_14
--operation mode is output

daout[4] = OUTPUT(count[4]);


--daout[5] is daout[5] at PIN_15
--operation mode is output

daout[5] = OUTPUT(count[5]);


--daout[6] is daout[6] at PIN_16
--operation mode is output

daout[6] = OUTPUT(count[6]);