miaobiao.map.eqn

VHDL语言设计的秒表

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--D1_count[3] is second:inst2|count[3]
--operation mode is arithmetic

D1_count[3]_carry_eqn = D1L7;
D1_count[3]_lut_out = D1_count[3] $ (D1_count[3]_carry_eqn);
D1_count[3] = DFFEAS(D1_count[3]_lut_out, C1_ensec, reset, , set, , , D1L15, );

--D1L9 is second:inst2|count[3]~304
--operation mode is arithmetic

D1L9 = CARRY(!D1L7 # !D1_count[3]);


--B1_count[0] is zhishi:inst|count[0]
--operation mode is normal

B1_count[0]_lut_out = !B1_count[0] & (!B1_count[2] # !B1_count[1]);
B1_count[0] = DFFEAS(B1_count[0]_lut_out, clkdsp, reset, , , , , , );


--B1_count[1] is zhishi:inst|count[1]
--operation mode is normal

B1_count[1]_lut_out = !B1_count[2] & (B1_count[0] $ B1_count[1]);
B1_count[1] = DFFEAS(B1_count[1]_lut_out, clkdsp, reset, , , , , , );


--C1_count[3] is msecond:inst1|count[3]
--operation mode is arithmetic

C1_count[3]_carry_eqn = C1L7;
C1_count[3]_lut_out = C1_count[3] $ (C1_count[3]_carry_eqn);
C1_count[3] = DFFEAS(C1_count[3]_lut_out, clk, reset, , set, , , C1L12, );

--C1L9 is msecond:inst1|count[3]~304
--operation mode is arithmetic

C1L9 = CARRY(!C1L7 # !C1_count[3]);


--B1_count[2] is zhishi:inst|count[2]
--operation mode is normal

B1_count[2]_lut_out = B1_count[2] & (!B1_count[0] & !B1_count[1]) # !B1_count[2] & (B1_count[0] & B1_count[1]);
B1_count[2] = DFFEAS(B1_count[2]_lut_out, clkdsp, reset, , , , , , );


--E1_count[3] is minute:inst3|count[3]
--operation mode is arithmetic

E1_count[3]_carry_eqn = E1L7;
E1_count[3]_lut_out = E1_count[3] $ (E1_count[3]_carry_eqn);
E1_count[3] = DFFEAS(E1_count[3]_lut_out, D1_enmin, reset, , , , , E1L12, );

--E1L9 is minute:inst3|count[3]~267
--operation mode is arithmetic

E1L9 = CARRY(!E1L7 # !E1_count[3]);


--B1L17 is zhishi:inst|daout[3]~923
--operation mode is normal

B1L17 = B1_count[1] & (B1_count[2]) # !B1_count[1] & (B1_count[2] & (E1_count[3]) # !B1_count[2] & C1_count[3]);


--B1L18 is zhishi:inst|daout[3]~924
--operation mode is normal

B1L18 = !B1_count[0] & (B1_count[1] & D1_count[3] & !B1L17 # !B1_count[1] & (B1L17));


--E1_count[6] is minute:inst3|count[6]
--operation mode is normal

E1_count[6]_carry_eqn = E1L14;
E1_count[6]_lut_out = E1_count[6] $ (!E1_count[6]_carry_eqn);
E1_count[6] = DFFEAS(E1_count[6]_lut_out, D1_enmin, reset, , , , , E1L12, );


--E1_count[2] is minute:inst3|count[2]
--operation mode is arithmetic

E1_count[2]_carry_eqn = E1L5;
E1_count[2]_lut_out = A1L23 $ E1_count[2] $ !E1_count[2]_carry_eqn;
E1_count[2] = DFFEAS(E1_count[2]_lut_out, D1_enmin, reset, , , , , E1L12, );

--E1L7 is minute:inst3|count[2]~275
--operation mode is arithmetic

E1L7 = CARRY(A1L23 & (E1_count[2] # !E1L5) # !A1L23 & E1_count[2] & !E1L5);


--B1L13 is zhishi:inst|daout[2]~925
--operation mode is normal

B1L13 = B1_count[0] & E1_count[6] # !B1_count[0] & (B1_count[1] & E1_count[6] # !B1_count[1] & (E1_count[2]));


--D1_count[2] is second:inst2|count[2]
--operation mode is arithmetic

D1_count[2]_carry_eqn = D1L5;
D1_count[2]_lut_out = A1L21 $ D1_count[2] $ !D1_count[2]_carry_eqn;
D1_count[2] = DFFEAS(D1_count[2]_lut_out, C1_ensec, reset, , set, , , D1L15, );

--D1L7 is second:inst2|count[2]~308
--operation mode is arithmetic

D1L7 = CARRY(A1L21 & (D1_count[2] # !D1L5) # !A1L21 & D1_count[2] & !D1L5);


--C1_count[6] is msecond:inst1|count[6]
--operation mode is normal

C1_count[6]_carry_eqn = C1L14;
C1_count[6]_lut_out = C1_count[6] $ (!C1_count[6]_carry_eqn);
C1_count[6] = DFFEAS(C1_count[6]_lut_out, clk, reset, , set, , , C1L12, );


--C1_count[2] is msecond:inst1|count[2]
--operation mode is arithmetic

C1_count[2]_carry_eqn = C1L5;
C1_count[2]_lut_out = A1L22 $ C1_count[2] $ !C1_count[2]_carry_eqn;
C1_count[2] = DFFEAS(C1_count[2]_lut_out, clk, reset, , set, , , C1L12, );

--C1L7 is msecond:inst1|count[2]~312
--operation mode is arithmetic

C1L7 = CARRY(A1L22 & (C1_count[2] # !C1L5) # !A1L22 & C1_count[2] & !C1L5);


--B1L14 is zhishi:inst|daout[2]~926
--operation mode is normal

B1L14 = B1_count[1] & (B1_count[0]) # !B1_count[1] & (B1_count[0] & C1_count[6] # !B1_count[0] & (C1_count[2]));


--D1_count[6] is second:inst2|count[6]
--operation mode is normal

D1_count[6]_carry_eqn = D1L13;
D1_count[6]_lut_out = D1_count[6] $ (!D1_count[6]_carry_eqn);
D1_count[6] = DFFEAS(D1_count[6]_lut_out, C1_ensec, reset, , set, , , D1L15, );


--B1L15 is zhishi:inst|daout[2]~927
--operation mode is normal

B1L15 = B1_count[1] & (B1L14 & (D1_count[6]) # !B1L14 & D1_count[2]) # !B1_count[1] & (B1L14);


--B1L16 is zhishi:inst|daout[2]~928
--operation mode is normal

B1L16 = B1_count[2] & B1L13 # !B1_count[2] & (B1L15);


--E1_count[5] is minute:inst3|count[5]
--operation mode is arithmetic

E1_count[5]_carry_eqn = E1L11;
E1_count[5]_lut_out = E1_count[5] $ (E1_count[5]_carry_eqn);
E1_count[5] = DFFEAS(E1_count[5]_lut_out, D1_enmin, reset, , , , , E1L12, );

--E1L14 is minute:inst3|count[5]~279
--operation mode is arithmetic

E1L14 = CARRY(!E1L11 # !E1_count[5]);


--E1_count[1] is minute:inst3|count[1]
--operation mode is arithmetic

E1_count[1]_carry_eqn = E1L3;
E1_count[1]_lut_out = A1L23 $ E1_count[1] $ E1_count[1]_carry_eqn;
E1_count[1] = DFFEAS(E1_count[1]_lut_out, D1_enmin, reset, , , , , E1L12, );

--E1L5 is minute:inst3|count[1]~283
--operation mode is arithmetic

E1L5 = CARRY(A1L23 & !E1_count[1] & !E1L3 # !A1L23 & (!E1L3 # !E1_count[1]));


--B1L9 is zhishi:inst|daout[1]~929
--operation mode is normal

B1L9 = B1_count[0] & E1_count[5] # !B1_count[0] & (B1_count[1] & E1_count[5] # !B1_count[1] & (E1_count[1]));


--C1_count[5] is msecond:inst1|count[5]
--operation mode is arithmetic

C1_count[5]_carry_eqn = C1L11;
C1_count[5]_lut_out = C1_count[5] $ (C1_count[5]_carry_eqn);
C1_count[5] = DFFEAS(C1_count[5]_lut_out, clk, reset, , set, , , C1L12, );

--C1L14 is msecond:inst1|count[5]~316
--operation mode is arithmetic

C1L14 = CARRY(!C1L11 # !C1_count[5]);


--D1_count[1] is second:inst2|count[1]
--operation mode is arithmetic

D1_count[1]_carry_eqn = D1L3;
D1_count[1]_lut_out = A1L21 $ D1_count[1] $ D1_count[1]_carry_eqn;
D1_count[1] = DFFEAS(D1_count[1]_lut_out, C1_ensec, reset, , set, , , D1L15, );

--D1L5 is second:inst2|count[1]~316
--operation mode is arithmetic

D1L5 = CARRY(A1L21 & !D1_count[1] & !D1L3 # !A1L21 & (!D1L3 # !D1_count[1]));


--C1_count[1] is msecond:inst1|count[1]
--operation mode is arithmetic

C1_count[1]_carry_eqn = C1L3;
C1_count[1]_lut_out = A1L22 $ C1_count[1] $ C1_count[1]_carry_eqn;
C1_count[1] = DFFEAS(C1_count[1]_lut_out, clk, reset, , set, , , C1L12, );

--C1L5 is msecond:inst1|count[1]~320
--operation mode is arithmetic

C1L5 = CARRY(A1L22 & !C1_count[1] & !C1L3 # !A1L22 & (!C1L3 # !C1_count[1]));


--B1L10 is zhishi:inst|daout[1]~930
--operation mode is normal

B1L10 = B1_count[0] & (B1_count[1]) # !B1_count[0] & (B1_count[1] & D1_count[1] # !B1_count[1] & (C1_count[1]));


--D1_count[5] is second:inst2|count[5]
--operation mode is arithmetic

D1_count[5]_carry_eqn = D1L11;
D1_count[5]_lut_out = D1_count[5] $ (D1_count[5]_carry_eqn);
D1_count[5] = DFFEAS(D1_count[5]_lut_out, C1_ensec, reset, , set, , , D1L15, );

--D1L13 is second:inst2|count[5]~320
--operation mode is arithmetic

D1L13 = CARRY(!D1L11 # !D1_count[5]);


--B1L11 is zhishi:inst|daout[1]~931
--operation mode is normal

B1L11 = B1_count[0] & (B1L10 & (D1_count[5]) # !B1L10 & C1_count[5]) # !B1_count[0] & (B1L10);


--B1L12 is zhishi:inst|daout[1]~932
--operation mode is normal

B1L12 = B1_count[2] & B1L9 # !B1_count[2] & (B1L11);


--E1_count[4] is minute:inst3|count[4]
--operation mode is arithmetic

E1_count[4]_carry_eqn = E1L9;
E1_count[4]_lut_out = E1_count[4] $ (!E1_count[4]_carry_eqn);
E1_count[4] = DFFEAS(E1_count[4]_lut_out, D1_enmin, reset, , , , , E1L12, );

--E1L11 is minute:inst3|count[4]~287
--operation mode is arithmetic

E1L11 = CARRY(E1_count[4] & (!E1L9));


--E1_count[0] is minute:inst3|count[0]
--operation mode is arithmetic

E1_count[0]_lut_out = !E1_count[0];
E1_count[0] = DFFEAS(E1_count[0]_lut_out, D1_enmin, reset, , , , , E1L12, );

--E1L3 is minute:inst3|count[0]~291
--operation mode is arithmetic

E1L3 = CARRY(E1_count[0]);


--B1L5 is zhishi:inst|daout[0]~933
--operation mode is normal

B1L5 = B1_count[0] & E1_count[4] # !B1_count[0] & (B1_count[1] & E1_count[4] # !B1_count[1] & (E1_count[0]));


--D1_count[0] is second:inst2|count[0]
--operation mode is arithmetic

D1_count[0]_lut_out = !D1_count[0];
D1_count[0] = DFFEAS(D1_count[0]_lut_out, C1_ensec, reset, , set, , , D1L15, );

--D1L3 is second:inst2|count[0]~324
--operation mode is arithmetic

D1L3 = CARRY(D1_count[0]);


--C1_count[4] is msecond:inst1|count[4]
--operation mode is arithmetic

C1_count[4]_carry_eqn = C1L9;
C1_count[4]_lut_out = C1_count[4] $ (!C1_count[4]_carry_eqn);
C1_count[4] = DFFEAS(C1_count[4]_lut_out, clk, reset, , set, , , C1L12, );

--C1L11 is msecond:inst1|count[4]~324
--operation mode is arithmetic

C1L11 = CARRY(C1_count[4] & (!C1L9));


--C1_count[0] is msecond:inst1|count[0]
--operation mode is arithmetic

C1_count[0]_lut_out = !C1_count[0];
C1_count[0] = DFFEAS(C1_count[0]_lut_out, clk, reset, , set, , , C1L12, );

--C1L3 is msecond:inst1|count[0]~328
--operation mode is arithmetic

C1L3 = CARRY(C1_count[0]);


--B1L6 is zhishi:inst|daout[0]~934
--operation mode is normal

B1L6 = B1_count[1] & (B1_count[0]) # !B1_count[1] & (B1_count[0] & C1_count[4] # !B1_count[0] & (C1_count[0]));


--D1_count[4] is second:inst2|count[4]
--operation mode is arithmetic

D1_count[4]_carry_eqn = D1L9;
D1_count[4]_lut_out = D1_count[4] $ (!D1_count[4]_carry_eqn);