⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 booth_multiplier.map.rpt

📁 这是一个用vhdl硬件描述语言实现的乘法器而不是多路选择器
💻 RPT
📖 第 1 页 / 共 2 页
字号:
;     -- Total 3-input functions    ; 11      ;
;     -- Total 2-input functions    ; 1       ;
;     -- Total 1-input functions    ; 6       ;
;     -- Total 0-input functions    ; 0       ;
; Combinational cells for routing   ; 0       ;
; Total registers                   ; 18      ;
; Total logic cells in carry chains ; 4       ;
; I/O pins                          ; 19      ;
; Maximum fan-out node              ; clock   ;
; Maximum fan-out                   ; 18      ;
; Total fan-out                     ; 137     ;
; Average fan-out                   ; 2.45    ;
+-----------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+-----------------------------------------------------------------------------+
; Compilation Hierarchy Node             ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name                                                         ;
+----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+-----------------------------------------------------------------------------+
; |booth_multiplier                      ; 37 (32)     ; 18           ; 0           ; 19   ; 19 (18)      ; 5 (5)             ; 13 (9)           ; 4 (0)           ; |booth_multiplier                                                           ;
;    |lpm_counter:boostate_rtl_0|        ; 5 (0)       ; 4            ; 0           ; 0    ; 1 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |booth_multiplier|lpm_counter:boostate_rtl_0                                ;
;       |alt_counter_f10ke:wysi_counter| ; 5 (5)       ; 4            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |booth_multiplier|lpm_counter:boostate_rtl_0|alt_counter_f10ke:wysi_counter ;
+----------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+-----------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 18    ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |booth_multiplier ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; k              ; 3     ; Integer                                                 ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:boostate_rtl_0 ;
+------------------------+---------+------------------------------------------+
; Parameter Name         ; Value   ; Type                                     ;
+------------------------+---------+------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                           ;
; LPM_WIDTH              ; 4       ; Untyped                                  ;
; LPM_DIRECTION          ; UP      ; Untyped                                  ;
; LPM_MODULUS            ; 0       ; Untyped                                  ;
; LPM_AVALUE             ; UNUSED  ; Untyped                                  ;
; LPM_SVALUE             ; UNUSED  ; Untyped                                  ;
; DEVICE_FAMILY          ; ACEX1K  ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL  ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48      ; CARRY_CHAIN_LENGTH                       ;
; NOT_GATE_PUSH_BACK     ; ON      ; NOT_GATE_PUSH_BACK                       ;
; CARRY_CNT_EN           ; SMART   ; Untyped                                  ;
; LABWIDE_SCLR           ; ON      ; Untyped                                  ;
; USE_NEW_VERSION        ; TRUE    ; Untyped                                  ;
; CBXI_PARAMETER         ; NOTHING ; Untyped                                  ;
+------------------------+---------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in E:/workroom/产品/开放式CPU实验教学系统TEC-CA/TEC-CA出厂光盘/实验/6-booth_multiplier/booth_multiplier.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Tue Aug 23 16:23:04 2005
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off booth_multiplier -c booth_multiplier
Info: Found 2 design units, including 1 entities, in source file booth_multiplier.vhd
    Info: Found design unit 1: booth_multiplier-structural
    Info: Found entity 1: booth_multiplier
Info: Elaborating entity "booth_multiplier" for the top level hierarchy
Info: (10035) Verilog HDL or VHDL information at booth_multiplier.vhd(22): object "comp" declared but not used
Warning: VHDL Process Statement warning at booth_multiplier.vhd(112): signal "product" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Info: Inferred 1 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "boostate[0]~4"
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/alt_counter_f10ke.tdf
    Info: Found entity 1: alt_counter_f10ke
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fanout of permanently enabled tri-state buffer feeding bidir "product[0]" is moved to its source
    Info: Fanout of permanently enabled tri-state buffer feeding bidir "product[1]" is moved to its source
    Info: Fanout of permanently enabled tri-state buffer feeding bidir "product[2]" is moved to its source
    Info: Fanout of permanently enabled tri-state buffer feeding bidir "product[3]" is moved to its source
    Info: Fanout of permanently enabled tri-state buffer feeding bidir "product[4]" is moved to its source
    Info: Fanout of permanently enabled tri-state buffer feeding bidir "product[5]" is moved to its source
    Info: Fanout of permanently enabled tri-state buffer feeding bidir "product[6]" is moved to its source
    Info: Fanout of permanently enabled tri-state buffer feeding bidir "product[7]" is moved to its source
    Info: Fanout of permanently enabled tri-state buffer feeding bidir "product[8]" is moved to its source
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "product[0]~45"
    Warning: Node "product[1]~46"
    Warning: Node "product[2]~47"
    Warning: Node "product[3]~48"
    Warning: Node "product[4]~49"
    Warning: Node "product[5]~50"
    Warning: Node "product[6]~51"
    Warning: Node "product[7]~52"
    Warning: Node "product[8]~53"
Info: Implemented 56 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 1 output pins
    Info: Implemented 9 bidirectional pins
    Info: Implemented 37 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Processing ended: Tue Aug 23 16:23:08 2005
    Info: Elapsed time: 00:00:05


⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -