mul.txt

these files are written in verilog but i am uploading in text format

`timescale 1ns/1ps
module mul(gs,load,data);
input gs,load;
output data;
reg msg ;
always@(posedge load)
msg<=1'b1;
assign  data =msg^gs;
endmodule