📄 count10_8.rpt
字号:
-- Node name is '|CNT10:U~114|:9' = '|CNT10:U~114|cqi3'
-- Equation name is '_LC4_C17', type is buried
_LC4_C17 = DFFE( _EQ036, _LC3_B10, GLOBAL(!CLR), VCC, VCC);
_EQ036 = !_LC2_C17 & _LC4_C17 & !_LC8_C17
# ENA & !_LC2_C17 & !_LC4_C17 & _LC8_C17
# !ENA & _LC4_C17;
-- Node name is '|CNT10:U~114|:13' = '|CNT10:U~114|C_sig'
-- Equation name is '_LC3_C17', type is buried
_LC3_C17 = DFFE( _EQ037, _LC3_B10, VCC, VCC, !_LC1_B13);
_EQ037 = ENA & !_LC2_C17
# !ENA & _LC3_C17;
-- Node name is '|CNT10:U~114|LPM_ADD_SUB:79|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_C17', type is buried
_LC8_C17 = LCELL( _EQ038);
_EQ038 = _LC1_C17 & _LC5_C17 & _LC7_C17;
-- Node name is '|CNT10:U~114|LPM_ADD_SUB:79|addcore:adder|:68' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC6_C17', type is buried
_LC6_C17 = LCELL( _EQ039);
_EQ039 = _LC1_C17 & !_LC7_C17
# _LC1_C17 & !_LC5_C17
# !_LC1_C17 & _LC5_C17 & _LC7_C17;
-- Node name is '|CNT10:U~114|:52'
-- Equation name is '_LC2_C17', type is buried
!_LC2_C17 = _LC2_C17~NOT;
_LC2_C17~NOT = LCELL( _EQ040);
_EQ040 = _LC1_C17
# _LC7_C17
# !_LC4_C17
# !_LC5_C17;
-- Node name is '|CNT10:U~131|:12' = '|CNT10:U~131|cqi0'
-- Equation name is '_LC2_A14', type is buried
_LC2_A14 = DFFE( _EQ041, _LC3_C17, GLOBAL(!CLR), VCC, VCC);
_EQ041 = !ENA & _LC2_A14
# ENA & !_LC2_A14;
-- Node name is '|CNT10:U~131|:11' = '|CNT10:U~131|cqi1'
-- Equation name is '_LC5_A14', type is buried
_LC5_A14 = DFFE( _EQ042, _LC3_C17, GLOBAL(!CLR), VCC, VCC);
_EQ042 = !_LC2_A14 & !_LC4_A14 & _LC5_A14
# ENA & _LC2_A14 & !_LC4_A14 & !_LC5_A14
# !ENA & _LC5_A14;
-- Node name is '|CNT10:U~131|:10' = '|CNT10:U~131|cqi2'
-- Equation name is '_LC1_A14', type is buried
_LC1_A14 = DFFE( _EQ043, _LC3_C17, GLOBAL(!CLR), VCC, VCC);
_EQ043 = ENA & !_LC4_A14 & _LC7_A14
# !ENA & _LC1_A14;
-- Node name is '|CNT10:U~131|:9' = '|CNT10:U~131|cqi3'
-- Equation name is '_LC6_A14', type is buried
_LC6_A14 = DFFE( _EQ044, _LC3_C17, GLOBAL(!CLR), VCC, VCC);
_EQ044 = !_LC4_A14 & _LC6_A14 & !_LC8_A14
# ENA & !_LC4_A14 & !_LC6_A14 & _LC8_A14
# !ENA & _LC6_A14;
-- Node name is '|CNT10:U~131|:13' = '|CNT10:U~131|C_sig'
-- Equation name is '_LC3_A14', type is buried
_LC3_A14 = DFFE( _EQ045, _LC3_C17, VCC, VCC, !_LC1_B13);
_EQ045 = ENA & !_LC4_A14
# !ENA & _LC3_A14;
-- Node name is '|CNT10:U~131|LPM_ADD_SUB:79|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_A14', type is buried
_LC8_A14 = LCELL( _EQ046);
_EQ046 = _LC1_A14 & _LC2_A14 & _LC5_A14;
-- Node name is '|CNT10:U~131|LPM_ADD_SUB:79|addcore:adder|:68' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_A14', type is buried
_LC7_A14 = LCELL( _EQ047);
_EQ047 = _LC1_A14 & !_LC5_A14
# _LC1_A14 & !_LC2_A14
# !_LC1_A14 & _LC2_A14 & _LC5_A14;
-- Node name is '|CNT10:U~131|:52'
-- Equation name is '_LC4_A14', type is buried
!_LC4_A14 = _LC4_A14~NOT;
_LC4_A14~NOT = LCELL( _EQ048);
_EQ048 = _LC1_A14
# _LC5_A14
# !_LC6_A14
# !_LC2_A14;
-- Node name is '|CNT10:U~148|:12' = '|CNT10:U~148|cqi0'
-- Equation name is '_LC1_A19', type is buried
_LC1_A19 = DFFE( _EQ049, _LC3_A14, GLOBAL(!CLR), VCC, VCC);
_EQ049 = !ENA & _LC1_A19
# ENA & !_LC1_A19;
-- Node name is '|CNT10:U~148|:11' = '|CNT10:U~148|cqi1'
-- Equation name is '_LC6_A19', type is buried
_LC6_A19 = DFFE( _EQ050, _LC3_A14, GLOBAL(!CLR), VCC, VCC);
_EQ050 = !_LC1_A19 & !_LC3_A19 & _LC6_A19
# ENA & _LC1_A19 & !_LC3_A19 & !_LC6_A19
# !ENA & _LC6_A19;
-- Node name is '|CNT10:U~148|:10' = '|CNT10:U~148|cqi2'
-- Equation name is '_LC5_A19', type is buried
_LC5_A19 = DFFE( _EQ051, _LC3_A14, GLOBAL(!CLR), VCC, VCC);
_EQ051 = ENA & !_LC3_A19 & _LC7_A19
# !ENA & _LC5_A19;
-- Node name is '|CNT10:U~148|:9' = '|CNT10:U~148|cqi3'
-- Equation name is '_LC4_A19', type is buried
_LC4_A19 = DFFE( _EQ052, _LC3_A14, GLOBAL(!CLR), VCC, VCC);
_EQ052 = !_LC3_A19 & _LC4_A19 & !_LC8_A19
# ENA & !_LC3_A19 & !_LC4_A19 & _LC8_A19
# !ENA & _LC4_A19;
-- Node name is '|CNT10:U~148|:13' = '|CNT10:U~148|C_sig'
-- Equation name is '_LC2_A19', type is buried
_LC2_A19 = DFFE( _EQ053, _LC3_A14, VCC, VCC, !_LC1_B13);
_EQ053 = ENA & !_LC3_A19
# !ENA & _LC2_A19;
-- Node name is '|CNT10:U~148|LPM_ADD_SUB:79|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_A19', type is buried
_LC8_A19 = LCELL( _EQ054);
_EQ054 = _LC1_A19 & _LC5_A19 & _LC6_A19;
-- Node name is '|CNT10:U~148|LPM_ADD_SUB:79|addcore:adder|:68' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_A19', type is buried
_LC7_A19 = LCELL( _EQ055);
_EQ055 = _LC5_A19 & !_LC6_A19
# !_LC1_A19 & _LC5_A19
# _LC1_A19 & !_LC5_A19 & _LC6_A19;
-- Node name is '|CNT10:U~148|:52'
-- Equation name is '_LC3_A19', type is buried
!_LC3_A19 = _LC3_A19~NOT;
_LC3_A19~NOT = LCELL( _EQ056);
_EQ056 = _LC5_A19
# _LC6_A19
# !_LC4_A19
# !_LC1_A19;
-- Node name is '|CNT10:U~165|:12' = '|CNT10:U~165|cqi0'
-- Equation name is '_LC7_A21', type is buried
_LC7_A21 = DFFE( _EQ057, _LC2_A19, GLOBAL(!CLR), VCC, VCC);
_EQ057 = !ENA & _LC7_A21
# ENA & !_LC7_A21;
-- Node name is '|CNT10:U~165|:11' = '|CNT10:U~165|cqi1'
-- Equation name is '_LC3_A21', type is buried
_LC3_A21 = DFFE( _EQ058, _LC2_A19, GLOBAL(!CLR), VCC, VCC);
_EQ058 = !_LC2_A21 & _LC3_A21 & !_LC7_A21
# ENA & !_LC2_A21 & !_LC3_A21 & _LC7_A21
# !ENA & _LC3_A21;
-- Node name is '|CNT10:U~165|:10' = '|CNT10:U~165|cqi2'
-- Equation name is '_LC8_A21', type is buried
_LC8_A21 = DFFE( _EQ059, _LC2_A19, GLOBAL(!CLR), VCC, VCC);
_EQ059 = ENA & !_LC2_A21 & _LC4_A21
# !ENA & _LC8_A21;
-- Node name is '|CNT10:U~165|:9' = '|CNT10:U~165|cqi3'
-- Equation name is '_LC1_A21', type is buried
_LC1_A21 = DFFE( _EQ060, _LC2_A19, GLOBAL(!CLR), VCC, VCC);
_EQ060 = _LC1_A21 & !_LC2_A21 & !_LC6_A21
# ENA & !_LC1_A21 & !_LC2_A21 & _LC6_A21
# !ENA & _LC1_A21;
-- Node name is '|CNT10:U~165|:13' = '|CNT10:U~165|C_sig'
-- Equation name is '_LC5_A21', type is buried
_LC5_A21 = DFFE( _EQ061, _LC2_A19, VCC, VCC, !_LC1_B13);
_EQ061 = ENA & !_LC2_A21
# !ENA & _LC5_A21;
-- Node name is '|CNT10:U~165|LPM_ADD_SUB:79|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_A21', type is buried
_LC6_A21 = LCELL( _EQ062);
_EQ062 = _LC3_A21 & _LC7_A21 & _LC8_A21;
-- Node name is '|CNT10:U~165|LPM_ADD_SUB:79|addcore:adder|:68' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC4_A21', type is buried
_LC4_A21 = LCELL( _EQ063);
_EQ063 = !_LC3_A21 & _LC8_A21
# !_LC7_A21 & _LC8_A21
# _LC3_A21 & _LC7_A21 & !_LC8_A21;
-- Node name is '|CNT10:U~165|:52'
-- Equation name is '_LC2_A21', type is buried
!_LC2_A21 = _LC2_A21~NOT;
_LC2_A21~NOT = LCELL( _EQ064);
_EQ064 = _LC8_A21
# _LC3_A21
# !_LC1_A21
# !_LC7_A21;
Project Information f:\eda38\k4\plj\count10_8.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'FLEX10K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = on
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:00
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:00
Fitter 00:00:01
Timing SNF Extractor 00:00:00
Assembler 00:00:00
-------------------------- --------
Total Time 00:00:01
Memory Allocated
-----------------
Peak memory allocated during compilation = 11,422K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -