hghm_bencher.prj

full ader circuit sdlj mlad f jsadfl kl sdf fjklasd as jsdjfkljkla sdfi jsakldjfk kjawkl jklasdjf

verilog work "fa.v"
verilog work C:/Xilinx92i/verilog/src/glbl.v