hghm_bencher.prj

来自「full ader circuit sdlj mlad f jsadfl kl」· PRJ 代码 · 共 3 行

verilog work "fa.v"
verilog work C:/Xilinx92i/verilog/src/glbl.v