szsz.tan.summary

该文件是用VHDL变成实现的数字钟程序

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.800 ns
From           : hour2_t[3]
To             : hour2[3]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 75.19 MHz ( period = 13.300 ns )
From           : lpm_counter:hour1_t_rtl_0|alt_counter_f10ke:wysi_counter|q[3]
To             : lpm_counter:hour1_t_rtl_0|alt_counter_f10ke:wysi_counter|q[3]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------