📄 fmul.tan.qmsg
字号:
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 21 20:09:15 2009 " "Info: Processing started: Sat Feb 21 20:09:15 2009" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 0} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fmul -c fmul --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fmul -c fmul --timing_analysis_only" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "b4\[6\] p4\[9\] 20.038 ns Longest " "Info: Longest tpd from source pin \"b4\[6\]\" to destination pin \"p4\[9\]\" is 20.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns b4\[6\] 1 PIN PIN_121 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_121; Fanout = 4; PIN Node = 'b4\[6\]'" { } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { b4[6] } "NODE_NAME" } } { "mul11.vhd" "" { Text "C:/altera/80/quartus/Multi11/mul11.vhd" 11 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.042 ns) + CELL(0.438 ns) 7.330 ns process0~147 2 COMB LCCOMB_X10_Y3_N8 1 " "Info: 2: + IC(6.042 ns) + CELL(0.438 ns) = 7.330 ns; Loc. = LCCOMB_X10_Y3_N8; Fanout = 1; COMB Node = 'process0~147'" { } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { b4[6] process0~147 } "NODE_NAME" } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.420 ns) 9.235 ns process0~149 3 COMB LCCOMB_X21_Y5_N18 6 " "Info: 3: + IC(1.485 ns) + CELL(0.420 ns) = 9.235 ns; Loc. = LCCOMB_X21_Y5_N18; Fanout = 6; COMB Node = 'process0~149'" { } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { process0~147 process0~149 } "NODE_NAME" } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.150 ns) 10.102 ns m~172 4 COMB LCCOMB_X18_Y5_N20 12 " "Info: 4: + IC(0.717 ns) + CELL(0.150 ns) = 10.102 ns; Loc. = LCCOMB_X18_Y5_N20; Fanout = 12; COMB Node = 'm~172'" { } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { process0~149 m~172 } "NODE_NAME" } } { "mul11.vhd" "" { Text "C:/altera/80/quartus/Multi11/mul11.vhd" 27 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.438 ns) 11.572 ns e~612 5 COMB LCCOMB_X15_Y2_N4 1 " "Info: 5: + IC(1.032 ns) + CELL(0.438 ns) = 11.572 ns; Loc. = LCCOMB_X15_Y2_N4; Fanout = 1; COMB Node = 'e~612'" { } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { m~172 e~612 } "NODE_NAME" } } { "mul11.vhd" "" { Text "C:/altera/80/quartus/Multi11/mul11.vhd" 28 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.393 ns) 14.057 ns e~615 6 COMB LCCOMB_X27_Y11_N2 1 " "Info: 6: + IC(2.092 ns) + CELL(0.393 ns) = 14.057 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 1; COMB Node = 'e~615'" { } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { e~612 e~615 } "NODE_NAME" } } { "mul11.vhd" "" { Text "C:/altera/80/quartus/Multi11/mul11.vhd" 28 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.389 ns) 14.692 ns e~618 7 COMB LCCOMB_X27_Y11_N28 1 " "Info: 7: + IC(0.246 ns) + CELL(0.389 ns) = 14.692 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 1; COMB Node = 'e~618'" { } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { e~615 e~618 } "NODE_NAME" } } { "mul11.vhd" "" { Text "C:/altera/80/quartus/Multi11/mul11.vhd" 28 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.694 ns) + CELL(2.652 ns) 20.038 ns p4\[9\] 8 PIN PIN_27 0 " "Info: 8: + IC(2.694 ns) + CELL(2.652 ns) = 20.038 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'p4\[9\]'" { } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.346 ns" { e~618 p4[9] } "NODE_NAME" } } { "mul11.vhd" "" { Text "C:/altera/80/quartus/Multi11/mul11.vhd" 12 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.730 ns ( 28.60 % ) " "Info: Total cell delay = 5.730 ns ( 28.60 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.308 ns ( 71.40 % ) " "Info: Total interconnect delay = 14.308 ns ( 71.40 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0} } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "20.038 ns" { b4[6] process0~147 process0~149 m~172 e~612 e~615 e~618 p4[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "20.038 ns" { b4[6] {} b4[6]~combout {} process0~147 {} process0~149 {} m~172 {} e~612 {} e~615 {} e~618 {} p4[9] {} } { 0.000ns 0.000ns 6.042ns 1.485ns 0.717ns 1.032ns 2.092ns 0.246ns 2.694ns } { 0.000ns 0.850ns 0.438ns 0.420ns 0.150ns 0.438ns 0.393ns 0.389ns 2.652ns } "" } } } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 21 20:09:16 2009 " "Info: Processing ended: Sat Feb 21 20:09:16 2009" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -