plltest.tan.summary

Altera Quartus to Pll Source

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 4.649 ns
From           : freqdiv:inst8|23
To             : C1213
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'PLLT:inst|altpll:altpll_component|_clk0'
Slack          : 1.359 ns
Required Time  : 350.02 MHz ( period = 2.857 ns )
Actual Time    : Restricted to 402.58 MHz ( period = 2.484 ns )
From           : freqdiv:inst8|22
To             : freqdiv:inst8|23
From Clock     : PLLT:inst|altpll:altpll_component|_clk0
To Clock       : PLLT:inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'PLLT:inst|altpll:altpll_component|_clk0'
Slack          : 0.499 ns
Required Time  : 350.02 MHz ( period = 2.857 ns )
Actual Time    : N/A
From           : freqdiv:inst8|23
To             : freqdiv:inst8|23
From Clock     : PLLT:inst|altpll:altpll_component|_clk0
To Clock       : PLLT:inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------