📄 graber.tan.qmsg
字号:
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLOCK:inst45\|freqdiv:inst1\|23 " "Info: Detected ripple clock \"CLOCK:inst45\|freqdiv:inst1\|23\" as buffer" { } { { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 280 488 552 360 "23" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLOCK:inst45\|freqdiv:inst1\|23" } } } } } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "CLOCK:inst45\|freqdiv:inst3\|24 " "Info: Detected ripple clock \"CLOCK:inst45\|freqdiv:inst3\|24\" as buffer" { } { { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLOCK:inst45\|freqdiv:inst3\|24" } } } } } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "CLOCK:inst45\|freqdiv:inst6\|24 " "Info: Detected ripple clock \"CLOCK:inst45\|freqdiv:inst6\|24\" as buffer" { } { { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLOCK:inst45\|freqdiv:inst6\|24" } } } } } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "CLOCK:inst45\|freqdiv:inst16\|24 " "Info: Detected ripple clock \"CLOCK:inst45\|freqdiv:inst16\|24\" as buffer" { } { { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLOCK:inst45\|freqdiv:inst16\|24" } } } } } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "CLOCK:inst45\|freqdiv:inst19\|24 " "Info: Detected ripple clock \"CLOCK:inst45\|freqdiv:inst19\|24\" as buffer" { } { { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLOCK:inst45\|freqdiv:inst19\|24" } } } } } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "CLOCK:inst45\|freqdiv:inst20\|24 " "Info: Detected ripple clock \"CLOCK:inst45\|freqdiv:inst20\|24\" as buffer" { } { { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLOCK:inst45\|freqdiv:inst20\|24" } } } } } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} } { } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "H1 register CLOCK:inst45\|freqdiv:inst19\|23 register CLOCK:inst45\|freqdiv:inst19\|24 101.01 MHz 9.9 ns Internal " "Info: Clock \"H1\" has Internal fmax of 101.01 MHz between source register \"CLOCK:inst45\|freqdiv:inst19\|23\" and destination register \"CLOCK:inst45\|freqdiv:inst19\|24\" (period= 9.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.300 ns + Longest register register " "Info: + Longest register to register delay is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst45\|freqdiv:inst19\|23 1 REG LC2_E14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_E14; Fanout = 2; REG Node = 'CLOCK:inst45\|freqdiv:inst19\|23'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLOCK:inst45|freqdiv:inst19|23 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 280 488 552 360 "23" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 2.900 ns CLOCK:inst45\|freqdiv:inst19\|31 2 COMB LC1_E14 1 " "Info: 2: + IC(0.600 ns) + CELL(2.300 ns) = 2.900 ns; Loc. = LC1_E14; Fanout = 1; COMB Node = 'CLOCK:inst45\|freqdiv:inst19\|31'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.900 ns" { CLOCK:inst45|freqdiv:inst19|23 CLOCK:inst45|freqdiv:inst19|31 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 320 384 448 "31" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.200 ns) 6.300 ns CLOCK:inst45\|freqdiv:inst19\|24 3 REG LC2_E13 5 " "Info: 3: + IC(2.200 ns) + CELL(1.200 ns) = 6.300 ns; Loc. = LC2_E13; Fanout = 5; REG Node = 'CLOCK:inst45\|freqdiv:inst19\|24'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK:inst45|freqdiv:inst19|31 CLOCK:inst45|freqdiv:inst19|24 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 55.56 % ) " "Info: Total cell delay = 3.500 ns ( 55.56 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 44.44 % ) " "Info: Total interconnect delay = 2.800 ns ( 44.44 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.300 ns" { CLOCK:inst45|freqdiv:inst19|23 CLOCK:inst45|freqdiv:inst19|31 CLOCK:inst45|freqdiv:inst19|24 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.300 ns" { CLOCK:inst45|freqdiv:inst19|23 CLOCK:inst45|freqdiv:inst19|31 CLOCK:inst45|freqdiv:inst19|24 } { 0.000ns 0.600ns 2.200ns } { 0.000ns 2.300ns 1.200ns } } } } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H1 destination 18.400 ns + Shortest register " "Info: + Shortest clock path from clock \"H1\" to destination register is 18.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns H1 1 CLK PIN_91 20 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 20; CLK Node = 'H1'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { H1 } "NODE_NAME" } } { "graber.bdf" "" { Schematic "C:/Documents and Settings/Administrator/官帕 拳搁/凉累包访/厚陵倔 飘饭侨/橇肺弊伐/家胶/VHDL/graber.bdf" { { 24 552 720 40 "H1" "" } { 1384 160 256 1400 "H1" "" } { 984 912 976 1000 "H1" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns CLOCK:inst45\|freqdiv:inst1\|23 2 REG LC1_D16 6 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_D16; Fanout = 6; REG Node = 'CLOCK:inst45\|freqdiv:inst1\|23'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.600 ns" { H1 CLOCK:inst45|freqdiv:inst1|23 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 280 488 552 360 "23" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 9.800 ns CLOCK:inst45\|freqdiv:inst3\|24 3 REG LC1_D23 5 " "Info: 3: + IC(2.300 ns) + CELL(1.100 ns) = 9.800 ns; Loc. = LC1_D23; Fanout = 5; REG Node = 'CLOCK:inst45\|freqdiv:inst3\|24'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 13.400 ns CLOCK:inst45\|freqdiv:inst6\|24 4 REG LC1_D13 5 " "Info: 4: + IC(2.500 ns) + CELL(1.100 ns) = 13.400 ns; Loc. = LC1_D13; Fanout = 5; REG Node = 'CLOCK:inst45\|freqdiv:inst6\|24'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.600 ns" { CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.100 ns) 15.100 ns CLOCK:inst45\|freqdiv:inst16\|24 5 REG LC2_D13 5 " "Info: 5: + IC(0.600 ns) + CELL(1.100 ns) = 15.100 ns; Loc. = LC2_D13; Fanout = 5; REG Node = 'CLOCK:inst45\|freqdiv:inst16\|24'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(0.000 ns) 18.400 ns CLOCK:inst45\|freqdiv:inst19\|24 6 REG LC2_E13 5 " "Info: 6: + IC(3.300 ns) + CELL(0.000 ns) = 18.400 ns; Loc. = LC2_E13; Fanout = 5; REG Node = 'CLOCK:inst45\|freqdiv:inst19\|24'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.300 ns" { CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|24 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 39.13 % ) " "Info: Total cell delay = 7.200 ns ( 39.13 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.200 ns ( 60.87 % ) " "Info: Total interconnect delay = 11.200 ns ( 60.87 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "18.400 ns" { H1 CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|24 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "18.400 ns" { H1 H1~out CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|24 } { 0.000ns 0.000ns 2.500ns 2.300ns 2.500ns 0.600ns 3.300ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H1 source 18.400 ns - Longest register " "Info: - Longest clock path from clock \"H1\" to source register is 18.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns H1 1 CLK PIN_91 20 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 20; CLK Node = 'H1'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { H1 } "NODE_NAME" } } { "graber.bdf" "" { Schematic "C:/Documents and Settings/Administrator/官帕 拳搁/凉累包访/厚陵倔 飘饭侨/橇肺弊伐/家胶/VHDL/graber.bdf" { { 24 552 720 40 "H1" "" } { 1384 160 256 1400 "H1" "" } { 984 912 976 1000 "H1" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns CLOCK:inst45\|freqdiv:inst1\|23 2 REG LC1_D16 6 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_D16; Fanout = 6; REG Node = 'CLOCK:inst45\|freqdiv:inst1\|23'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.600 ns" { H1 CLOCK:inst45|freqdiv:inst1|23 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 280 488 552 360 "23" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 9.800 ns CLOCK:inst45\|freqdiv:inst3\|24 3 REG LC1_D23 5 " "Info: 3: + IC(2.300 ns) + CELL(1.100 ns) = 9.800 ns; Loc. = LC1_D23; Fanout = 5; REG Node = 'CLOCK:inst45\|freqdiv:inst3\|24'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 13.400 ns CLOCK:inst45\|freqdiv:inst6\|24 4 REG LC1_D13 5 " "Info: 4: + IC(2.500 ns) + CELL(1.100 ns) = 13.400 ns; Loc. = LC1_D13; Fanout = 5; REG Node = 'CLOCK:inst45\|freqdiv:inst6\|24'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.600 ns" { CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.100 ns) 15.100 ns CLOCK:inst45\|freqdiv:inst16\|24 5 REG LC2_D13 5 " "Info: 5: + IC(0.600 ns) + CELL(1.100 ns) = 15.100 ns; Loc. = LC2_D13; Fanout = 5; REG Node = 'CLOCK:inst45\|freqdiv:inst16\|24'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(0.000 ns) 18.400 ns CLOCK:inst45\|freqdiv:inst19\|23 6 REG LC2_E14 2 " "Info: 6: + IC(3.300 ns) + CELL(0.000 ns) = 18.400 ns; Loc. = LC2_E14; Fanout = 2; REG Node = 'CLOCK:inst45\|freqdiv:inst19\|23'" { } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.300 ns" { CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|23 } "NODE_NAME" } } { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 280 488 552 360 "23" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 39.13 % ) " "Info: Total cell delay = 7.200 ns ( 39.13 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.200 ns ( 60.87 % ) " "Info: Total interconnect delay = 11.200 ns ( 60.87 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "18.400 ns" { H1 CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|23 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "18.400 ns" { H1 H1~out CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|23 } { 0.000ns 0.000ns 2.500ns 2.300ns 2.500ns 0.600ns 3.300ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "18.400 ns" { H1 CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|24 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "18.400 ns" { H1 H1~out CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|24 } { 0.000ns 0.000ns 2.500ns 2.300ns 2.500ns 0.600ns 3.300ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "18.400 ns" { H1 CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|23 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "18.400 ns" { H1 H1~out CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|23 } { 0.000ns 0.000ns 2.500ns 2.300ns 2.500ns 0.600ns 3.300ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } } } } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" { } { { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 280 488 552 360 "23" "" } } } } } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" { } { { "freqdiv.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.300 ns" { CLOCK:inst45|freqdiv:inst19|23 CLOCK:inst45|freqdiv:inst19|31 CLOCK:inst45|freqdiv:inst19|24 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.300 ns" { CLOCK:inst45|freqdiv:inst19|23 CLOCK:inst45|freqdiv:inst19|31 CLOCK:inst45|freqdiv:inst19|24 } { 0.000ns 0.600ns 2.200ns } { 0.000ns 2.300ns 1.200ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "18.400 ns" { H1 CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|24 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "18.400 ns" { H1 H1~out CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|24 } { 0.000ns 0.000ns 2.500ns 2.300ns 2.500ns 0.600ns 3.300ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "18.400 ns" { H1 CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|23 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "18.400 ns" { H1 H1~out CLOCK:inst45|freqdiv:inst1|23 CLOCK:inst45|freqdiv:inst3|24 CLOCK:inst45|freqdiv:inst6|24 CLOCK:inst45|freqdiv:inst16|24 CLOCK:inst45|freqdiv:inst19|23 } { 0.000ns 0.000ns 2.500ns 2.300ns 2.500ns 0.600ns 3.300ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } } } } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -