📄 obuftds_ldce_lvpecl.edf
字号:
(edif Xilinx_edif (edifVersion 2 0 0) (edifLevel 0)
(keywordMap (keywordLevel 0))
(status
(written (timeStamp 2000 2 23 16 46 2)
(program "Xilinx" (Version "2.23.2000"))
(dataOrigin "Xilinx") (author "XAPP133")
)
)
(external (rename xfpga_virtexe_7 "xfpga_virtexe-7") (edifLevel 0)
(technology (numberDefinition))
(cell INV (cellType GENERIC)
(view Netlist_representation (viewType NETLIST)
(interface (port O (direction OUTPUT)) (port I (direction INPUT)))
)
)
(cell LDPE (cellType GENERIC)
(view Netlist_representation (viewType NETLIST)
(interface (port Q (direction OUTPUT)) (port D (direction INPUT))
(port G (direction INPUT)) (port GE (direction INPUT))
(port PRE (direction INPUT))
)
)
)
(cell OBUFT_LVPECL (cellType GENERIC)
(view Netlist_representation (viewType NETLIST)
(interface (port O (direction OUTPUT)) (port I (direction INPUT))
(port T (direction INPUT))
)
)
)
(cell LDCE (cellType GENERIC)
(view Netlist_representation (viewType NETLIST)
(interface (port Q (direction OUTPUT)) (port D (direction INPUT))
(port G (direction INPUT)) (port GE (direction INPUT))
(port CLR (direction INPUT))
)
)
)
)
(library DESIGNS (edifLevel 0) (technology (numberDefinition))
(cell OBUFTDS_LDCE_LVPECL (cellType GENERIC)
(view Netlist_representation (viewType NETLIST)
(interface (port D (direction INPUT)) (port T (direction INPUT))
(port GE (direction INPUT)) (port G (direction INPUT))
(port CLR (direction INPUT)) (port O (direction OUTPUT))
(port OB (direction OUTPUT))
)
(contents
(instance inv_n
(viewRef Netlist_representation
(cellRef INV (libraryRef xfpga_virtexe_7))
)
)
(instance tri_p
(viewRef Netlist_representation
(cellRef LDPE (libraryRef xfpga_virtexe_7))
)
(property IOB (string "true"))
)
(instance tri_n
(viewRef Netlist_representation
(cellRef LDPE (libraryRef xfpga_virtexe_7))
)
(property IOB (string "true"))
)
(instance pad_p
(viewRef Netlist_representation
(cellRef OBUFT_LVPECL (libraryRef xfpga_virtexe_7))
)
)
(instance pad_n
(viewRef Netlist_representation
(cellRef OBUFT_LVPECL (libraryRef xfpga_virtexe_7))
)
)
(instance olatch_p
(viewRef Netlist_representation
(cellRef LDCE (libraryRef xfpga_virtexe_7))
)
(property IOB (string "true"))
)
(instance olatch_n
(viewRef Netlist_representation
(cellRef LDPE (libraryRef xfpga_virtexe_7))
)
(property IOB (string "true"))
)
(net D
(joined (portRef D) (portRef I (instanceRef inv_n))
(portRef D (instanceRef olatch_p))
)
)
(net T
(joined (portRef T) (portRef D (instanceRef tri_p))
(portRef D (instanceRef tri_n))
)
)
(net q_n
(joined (portRef Q (instanceRef olatch_n))
(portRef I (instanceRef pad_n))
)
)
(net t_p
(joined (portRef Q (instanceRef tri_p)) (portRef T (instanceRef pad_p)))
)
(net GE
(joined (portRef GE) (portRef GE (instanceRef olatch_p))
(portRef GE (instanceRef olatch_n)) (portRef GE (instanceRef tri_p))
(portRef GE (instanceRef tri_n))
)
)
(net q_p
(joined (portRef Q (instanceRef olatch_p))
(portRef I (instanceRef pad_p))
)
)
(net G
(joined (portRef G) (portRef G (instanceRef olatch_p))
(portRef G (instanceRef olatch_n)) (portRef G (instanceRef tri_p))
(portRef G (instanceRef tri_n))
)
)
(net t_n
(joined (portRef Q (instanceRef tri_n)) (portRef T (instanceRef pad_n)))
)
(net CLR
(joined (portRef CLR) (portRef CLR (instanceRef olatch_p))
(portRef PRE (instanceRef olatch_n)) (portRef PRE (instanceRef tri_p))
(portRef PRE (instanceRef tri_n))
)
)
(net OB (joined (portRef OB) (portRef O (instanceRef pad_n))))
(net D_n
(joined (portRef O (instanceRef inv_n))
(portRef D (instanceRef olatch_n))
)
)
(net O (joined (portRef O) (portRef O (instanceRef pad_p))))
)
)
)
)
(design Xilinx_edif (cellRef OBUFTDS_LDCE_LVPECL (libraryRef DESIGNS)))
)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -