⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 __model_tech_.._unisim__info

📁 Modelsim DDR2 SDRAM files
💻 _UNISIM__INFO
📖 第 1 页 / 共 5 页
字号:
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L1921V6=NERfCo>3XTl>0a<zZhm3OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Aclkdll_vw0DP unisim vcomponents 4c`LB>I[`=5V?WL6F==Ha0DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work clkdll 6=NERfCo>3XTl>0a<zZhm3OL;C;6.2b;3531M6 ieee std_logic_1164M5 ieee vital_timingM4 std textioM3 unisim vpkgM2 ieee vital_primitivesM1 unisim vcomponentsl2021L1965Vg>od]81GZ9Qmn_k85VoUo3OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Eclkdll_maximum_period_checkDP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L1858VCYmS^V[D^USah:7mH_P@_0OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Aclkdll_maximum_period_check_vw0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work clkdll_maximum_period_check CYmS^V[D^USah:7mH_P@_0OL;C;6.2b;3531M2 ieee std_logic_1164M1 std textiol1871L1870VM;>lOPIQ_0YSAIDQ1I`D32OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000EclkdlleDP unisim vcomponents 4c`LB>I[`=5V?WL6F==Ha0DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L2700V5@Ib9NM7IAGO>XHNdSo?U1OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Aclkdlle_vw0DP unisim vcomponents 4c`LB>I[`=5V?WL6F==Ha0DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work clkdlle 5@Ib9NM7IAGO>XHNdSo?U1OL;C;6.2b;3531M6 ieee std_logic_1164M5 ieee vital_timingM4 std textioM3 unisim vpkgM2 ieee vital_primitivesM1 unisim vcomponentsl2801L2745VRBA^eU?KKU=5LD8K4_oQ73OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Eclkdlle_maximum_period_checkDP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L2637ViL6K3=o5XPk54cH8cF:_m3OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Aclkdlle_maximum_period_check_vw0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work clkdlle_maximum_period_check iL6K3=o5XPk54cH8cF:_m3OL;C;6.2b;3531M2 ieee std_logic_1164M1 std textiol2650L2649V43Qm[T;?]J:5>Ij56C:_W3OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000EclkdllhfDP unisim vcomponents 4c`LB>I[`=5V?WL6F==Ha0DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L3509Vg`HJd9CDJL9<MN18Oofzh0OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Aclkdllhf_vw0DP unisim vcomponents 4c`LB>I[`=5V?WL6F==Ha0DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work clkdllhf g`HJd9CDJL9<MN18Oofzh0OL;C;6.2b;3531M6 ieee std_logic_1164M5 ieee vital_timingM4 std textioM3 unisim vpkgM2 ieee vital_primitivesM1 unisim vcomponentsl3606L3550VZ9Kzh4S6B^kFJBc>g4MCo0OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Eclkdllhf_maximum_period_checkDP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L3446Vzl:U;bjPS:zDghQmELRYf3OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Aclkdllhf_maximum_period_check_vw0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work clkdllhf_maximum_period_check zl:U;bjPS:zDghQmELRYf3OL;C;6.2b;3531M2 ieee std_logic_1164M1 std textiol3459L3458VN7hDXILFl4<ZFb]dozf^]0OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000EconfigDP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L4184V0:;0Sej[mU9lQ]GP;NLdY2OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Aconfig_vw0DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work config 0:;0Sej[mU9lQ]GP;NLdY2OL;C;6.2b;3531M1 ieee std_logic_1164l4188L4187V?aOlm`:]8j;hl`j9c]Se60OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000EdciresetDP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP std textio K]Z^fghZ6B=BjnK5NomDT3DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L132297VF=dlHBbj4`;XO4eL^9]Of1OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Adcireset_vw0DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP std textio K]Z^fghZ6B=BjnK5NomDT3DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work dcireset F=dlHBbj4`;XO4eL^9]Of1OL;C;6.2b;3531M5 ieee std_logic_1164M4 unisim vpkgM3 std textioM2 ieee vital_timingM1 ieee vital_primitivesl132309L132307V4hO0cRDjOngO>1JC55_b10OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000EdcmDP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L4487VMa6_6Ye8ml_nchee?QH]A2OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Adcm_vw0DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work dcm Ma6_6Ye8ml_nchee?QH]A2OL;C;6.2b;3531M5 ieee std_logic_1164M4 std textioM3 unisim vpkgM2 ieee vital_timingM1 ieee vital_primitivesl5366L5234VkZbzolDKlZm`d4JmDnj003OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Anew_dcm_vw0DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work dcm Ma6_6Ye8ml_nchee?QH]A2OL;C;6.2b;3531M5 ieee std_logic_1164M4 std textioM3 unisim vpkgM2 ieee vital_timingM1 ieee vital_primitivesl4604L4560VmzKg:ac]>Z9jUmk1hNNjV0OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Edcm_advDP unisim vcomponents 4c`LB>I[`=5V?WL6F==Ha0DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L132668V8dNfEe<52eQT5ahgVXeLS2OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Adcm_adv_vw0DP unisim vcomponents 4c`LB>I[`=5V?WL6F==Ha0DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work dcm_adv 8dNfEe<52eQT5ahgVXeLS2OL;C;6.2b;3531M6 ieee std_logic_1164M5 std textioM4 unisim vpkgM3 ieee vital_timingM2 ieee vital_primitivesM1 unisim vcomponentsl132916L132730VL94SdgSBXWBK0^jJi`B_b3OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Edcm_adv_clock_divide_by_2DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L132405Vn_4[?JkUmF>GmmJ;?3B8e2OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Adcm_adv_clock_divide_by_2_vw0DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work dcm_adv_clock_divide_by_2 n_4[?JkUmF>GmmJ;?3B8e2OL;C;6.2b;3531M1 ieee std_logic_1164l132418L132415V;NnLRUE47oaBzJXj=BmgM2OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Edcm_adv_clock_lostDP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L132512VBGFCQZmJj317<eg7OQ^`i3OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Adcm_adv_clock_lost_vw0DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work dcm_adv_clock_lost BGFCQZmJj317<eg7OQ^`i3OL;C;6.2b;3531M1 ieee std_logic_1164l132530L132522Vcg=jRP<<FX0?XcKk`E7l23OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Edcm_adv_maximum_period_checkDP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L132459VX_AJg]XEbcQA46^mYZfZo1OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Adcm_adv_maximum_period_check_vw0DP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work dcm_adv_maximum_period_check X_AJg]XEbcQA46^mYZfZo1OL;C;6.2b;3531M2 ieee std_logic_1164M1 std textiol132472L132471VK[8_f39<j?U`DMWG1VemG1OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Edcm_baseDP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP std textio K]Z^fghZ6B=BjnK5NomDT3DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP unisim vcomponents 4c`LB>I[`=5V?WL6F==Ha0DP ieee numeric_std =NSdli^?T5OD8;4F<blj<3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L134417VIUfkJ4JSL_I:P:N4MagA43OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Adcm_base_vw0DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3DP std textio K]Z^fghZ6B=BjnK5NomDT3DP unisim vpkg XYZ3Z9k?[fGmdXVMS_n7D0DP unisim vcomponents 4c`LB>I[`=5V?WL6F==Ha0DP ieee numeric_std =NSdli^?T5OD8;4F<blj<3DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work dcm_base IUfkJ4JSL_I:P:N4MagA43OL;C;6.2b;3531M7 ieee std_logic_1164M6 ieee vital_timingM5 ieee numeric_stdM4 unisim vcomponentsM3 unisim vpkgM2 std textioM1 ieee vital_primitivesl134473L134457VE2K?Y?zMSek6RjV4eTAn`2OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Edcm_clock_divide_by_2DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L4228V:N2O80OWbok5@X::V7If51OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Adcm_clock_divide_by_2_vw0DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work dcm_clock_divide_by_2 :N2O80OWbok5@X::V7If51OL;C;6.2b;3531M1 ieee std_logic_1164l4241L4238VN133cRzgl^eYKnYmVIHmB2OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Edcm_clock_lostDP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L4335V4FLhUUP^_X6EBomPi;AT03OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Adcm_clock_lost_vw0DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2DE work dcm_clock_lost 4FLhUUP^_X6EBomPi;AT03OL;C;6.2b;3531M1 ieee std_logic_1164l4353L4345VXI[7<V1oahQoP45M0@ERP1OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Edcm_maximum_period_checkDP std textio K]Z^fghZ6B=BjnK5NomDT3DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2OL;C;6.2b;3531w1142460874FC:\Xilinx\vhdl\src\unisims\unisim_VITAL.vhdl0L4282VIDXK?W8BIEI3kOOgZa6o^3OX;C;6.0d;29o-source -93 -work C:\MXE_LIBS\unmarked\expanded\unisim -O0tExplicit 1 GenerateLoopIterationMax 100000Adcm_maximum_period_check_vw0DP

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -