mem_interface_top_idelay_ctrl.v

来自「sata_device_model,对做硬盘控制器的朋友有帮助」· Verilog 代码 · 共 43 行

//*****************************************************************************
// Copyright (c) 2006 Xilinx, Inc.
// This design is confidential and proprietary of Xilinx, Inc.
// All Rights Reserved
//*****************************************************************************
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: $Name: i+IP+125372 $
//  \   \         Application: MIG
//  /   /         Filename: mem_interface_top_idelay_ctrl.v
// /___/   /\     Date Last Modified: $Date: 2007/04/18 13:49:32 $
// \   \  /  \    Date Created: Wed Aug 16 2006
//  \___\/\___\
//
//Device: Virtex-5
//Design Name: DDR2
//Purpose:
//   This module instantiates the IDELAYCTRL primitive of the Virtex-5 device
//   which continously calibrates the IDELAY elements in the region in case of
//   varying operating conditions. It takes a 200MHz clock as an input
//Reference:
//Revision History:
//*****************************************************************************

`timescale 1ns/1ps

module mem_interface_top_idelay_ctrl
  (
   input  clk200,
   input  rst200,
   output idelay_ctrl_rdy
   );

IDELAYCTRL u_idelayctrl
  (
   .RDY(idelay_ctrl_rdy),
   .REFCLK(clk200),
   .RST(rst200)
   );

endmodule