vopt8sdani

来自「wishbone总线的VHDL源代码 wishbone适用于与FPGA中IP」· 代码 · 共 5 行

library verilog;
use verilog.vl_types.all;
entity wb_conbusex_top_bench is
end wb_conbusex_top_bench;