⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 clock_second.rpt

📁 多功能秒表的设计
💻 RPT
📖 第 1 页 / 共 4 页
字号:
         #  _LC2_E7 & !_LC6_E7 &  _LC7_E7;

-- Node name is '|DISP_COUNT:31|:6' = '|DISP_COUNT:31|coun_61' 
-- Equation name is '_LC5_E7', type is buried 
_LC5_E7  = DFFE( _EQ041,  fast_clk,  VCC,  VCC,  VCC);
  _EQ041 = !_LC2_E7 &  _LC5_E7 & !_LC6_E7
         #  _LC2_E7 & !_LC5_E7 & !_LC6_E7 & !_LC7_E7
         #  _LC5_E7 & !_LC6_E7 &  _LC7_E7;

-- Node name is '|DISP_COUNT:31|:5' = '|DISP_COUNT:31|coun_62' 
-- Equation name is '_LC7_E7', type is buried 
_LC7_E7  = DFFE( _EQ042,  fast_clk,  VCC,  VCC,  VCC);
  _EQ042 = !_LC6_E7 &  _LC7_E7
         #  _LC2_E7 &  _LC5_E7 & !_LC6_E7;

-- Node name is '|DISP_COUNT:31|:25' 
-- Equation name is '_LC6_E7', type is buried 
!_LC6_E7 = _LC6_E7~NOT;
_LC6_E7~NOT = LCELL( _EQ043);
  _EQ043 =  _LC5_E7
         # !_LC7_E7
         # !_LC2_E7;

-- Node name is '|MUX_24_4:37|:77' 
-- Equation name is '_LC4_E2', type is buried 
_LC4_E2  = LCELL( _EQ044);
  _EQ044 = !_LC4_E7 & !_LC6_E7
         #  _LC2_E6 & !_LC4_E7
         #  _LC3_E10 &  _LC4_E7;

-- Node name is '|MUX_24_4:37|:83' 
-- Equation name is '_LC1_E2', type is buried 
_LC1_E2  = LCELL( _EQ045);
  _EQ045 = !_LC1_E7 &  _LC4_E2
         #  _LC1_E7 &  _LC7_E12;

-- Node name is '|MUX_24_4:37|:89' 
-- Equation name is '_LC2_E1', type is buried 
_LC2_E1  = LCELL( _EQ046);
  _EQ046 =  _LC1_E2 & !_LC6_E11
         #  _LC5_E1 &  _LC6_E11;

-- Node name is '|MUX_24_4:37|:95' 
-- Equation name is '_LC4_E15', type is buried 
_LC4_E15 = LCELL( _EQ047);
  _EQ047 =  _LC2_E1 & !_LC3_E7
         #  _LC2_E18 &  _LC3_E7;

-- Node name is '|MUX_24_4:37|:101' 
-- Equation name is '_LC2_E15', type is buried 
_LC2_E15 = LCELL( _EQ048);
  _EQ048 =  _LC4_E15 & !_LC8_E7
         #  _LC5_E20 &  _LC8_E7;

-- Node name is '|MUX_24_4:37|:110' 
-- Equation name is '_LC3_E6', type is buried 
!_LC3_E6 = _LC3_E6~NOT;
_LC3_E6~NOT = LCELL( _EQ049);
  _EQ049 = !_LC4_E7 & !_LC5_E6 &  _LC6_E7
         # !_LC5_E6 & !_LC5_E10 &  _LC6_E7
         #  _LC4_E7 & !_LC5_E10;

-- Node name is '|MUX_24_4:37|:113' 
-- Equation name is '_LC5_E15', type is buried 
!_LC5_E15 = _LC5_E15~NOT;
_LC5_E15~NOT = LCELL( _EQ050);
  _EQ050 = !_LC1_E7 & !_LC3_E6
         # !_LC3_E6 & !_LC4_E12
         #  _LC1_E7 & !_LC4_E12;

-- Node name is '|MUX_24_4:37|:116' 
-- Equation name is '_LC7_E15', type is buried 
!_LC7_E15 = _LC7_E15~NOT;
_LC7_E15~NOT = LCELL( _EQ051);
  _EQ051 = !_LC5_E15 & !_LC6_E11
         # !_LC3_E1 & !_LC5_E15
         # !_LC3_E1 &  _LC6_E11;

-- Node name is '|MUX_24_4:37|:119' 
-- Equation name is '_LC8_E15', type is buried 
!_LC8_E15 = _LC8_E15~NOT;
_LC8_E15~NOT = LCELL( _EQ052);
  _EQ052 = !_LC3_E7 & !_LC7_E15
         # !_LC1_E18 & !_LC7_E15
         # !_LC1_E18 &  _LC3_E7;

-- Node name is '|MUX_24_4:37|:122' 
-- Equation name is '_LC1_E15', type is buried 
!_LC1_E15 = _LC1_E15~NOT;
_LC1_E15~NOT = LCELL( _EQ053);
  _EQ053 = !_LC8_E7 & !_LC8_E15
         # !_LC4_E20 & !_LC8_E15
         # !_LC4_E20 &  _LC8_E7;

-- Node name is '|MUX_24_4:37|:131' 
-- Equation name is '_LC3_E2', type is buried 
!_LC3_E2 = _LC3_E2~NOT;
_LC3_E2~NOT = LCELL( _EQ054);
  _EQ054 = !_LC1_E6 & !_LC4_E7 &  _LC6_E7
         # !_LC1_E6 & !_LC4_E10 &  _LC6_E7
         #  _LC4_E7 & !_LC4_E10;

-- Node name is '|MUX_24_4:37|:134' 
-- Equation name is '_LC1_E12', type is buried 
!_LC1_E12 = _LC1_E12~NOT;
_LC1_E12~NOT = LCELL( _EQ055);
  _EQ055 = !_LC1_E7 & !_LC3_E2
         # !_LC3_E2 & !_LC5_E12
         #  _LC1_E7 & !_LC5_E12;

-- Node name is '|MUX_24_4:37|:137' 
-- Equation name is '_LC3_E11', type is buried 
!_LC3_E11 = _LC3_E11~NOT;
_LC3_E11~NOT = LCELL( _EQ056);
  _EQ056 = !_LC1_E12 & !_LC6_E11
         # !_LC1_E12 & !_LC4_E1
         # !_LC4_E1 &  _LC6_E11;

-- Node name is '|MUX_24_4:37|:140' 
-- Equation name is '_LC1_E11', type is buried 
!_LC1_E11 = _LC1_E11~NOT;
_LC1_E11~NOT = LCELL( _EQ057);
  _EQ057 = !_LC3_E7 & !_LC3_E11
         # !_LC3_E11 & !_LC4_E18
         #  _LC3_E7 & !_LC4_E18;

-- Node name is '|MUX_24_4:37|:143' 
-- Equation name is '_LC2_E20', type is buried 
!_LC2_E20 = _LC2_E20~NOT;
_LC2_E20~NOT = LCELL( _EQ058);
  _EQ058 = !_LC1_E11 & !_LC8_E7
         # !_LC1_E11 & !_LC6_E20
         # !_LC6_E20 &  _LC8_E7;

-- Node name is '|MUX_24_4:37|:152' 
-- Equation name is '_LC5_E2', type is buried 
!_LC5_E2 = _LC5_E2~NOT;
_LC5_E2~NOT = LCELL( _EQ059);
  _EQ059 = !_LC4_E6 & !_LC4_E7 &  _LC6_E7
         # !_LC2_E10 & !_LC4_E6 &  _LC6_E7
         # !_LC2_E10 &  _LC4_E7;

-- Node name is '|MUX_24_4:37|:155' 
-- Equation name is '_LC2_E2', type is buried 
!_LC2_E2 = _LC2_E2~NOT;
_LC2_E2~NOT = LCELL( _EQ060);
  _EQ060 = !_LC1_E7 & !_LC5_E2
         # !_LC3_E12 & !_LC5_E2
         #  _LC1_E7 & !_LC3_E12;

-- Node name is '|MUX_24_4:37|:158' 
-- Equation name is '_LC7_E1', type is buried 
!_LC7_E1 = _LC7_E1~NOT;
_LC7_E1~NOT = LCELL( _EQ061);
  _EQ061 = !_LC2_E2 & !_LC6_E11
         # !_LC2_E2 & !_LC8_E1
         #  _LC6_E11 & !_LC8_E1;

-- Node name is '|MUX_24_4:37|:161' 
-- Equation name is '_LC2_E11', type is buried 
!_LC2_E11 = _LC2_E11~NOT;
_LC2_E11~NOT = LCELL( _EQ062);
  _EQ062 = !_LC3_E7 & !_LC7_E1
         # !_LC7_E1 & !_LC7_E18
         #  _LC3_E7 & !_LC7_E18;

-- Node name is '|MUX_24_4:37|:164' 
-- Equation name is '_LC3_E20', type is buried 
!_LC3_E20 = _LC3_E20~NOT;
_LC3_E20~NOT = LCELL( _EQ063);
  _EQ063 = !_LC2_E11 & !_LC8_E7
         # !_LC2_E11 & !_LC8_E20
         #  _LC8_E7 & !_LC8_E20;

-- Node name is '|SEG_SELECT:13|:162' 
-- Equation name is '_LC4_E7', type is buried 
_LC4_E7  = LCELL( _EQ064);
  _EQ064 = !_LC2_E7 & !_LC5_E7 &  _LC7_E7;

-- Node name is '|SEG_SELECT:13|:172' 
-- Equation name is '_LC1_E7', type is buried 
_LC1_E7  = LCELL( _EQ065);
  _EQ065 =  _LC2_E7 &  _LC5_E7 & !_LC7_E7;

-- Node name is '|SEG_SELECT:13|:182' 
-- Equation name is '_LC6_E11', type is buried 
_LC6_E11 = LCELL( _EQ066);
  _EQ066 = !_LC2_E7 &  _LC5_E7 & !_LC7_E7;

-- Node name is '|SEG_SELECT:13|:192' 
-- Equation name is '_LC3_E7', type is buried 
_LC3_E7  = LCELL( _EQ067);
  _EQ067 =  _LC2_E7 & !_LC5_E7 & !_LC7_E7;

-- Node name is '|SEG_SELECT:13|:202' 
-- Equation name is '_LC8_E7', type is buried 
_LC8_E7  = LCELL( _EQ068);
  _EQ068 = !_LC2_E7 & !_LC5_E7 & !_LC7_E7;

-- Node name is '|7400:33|:4' = '|7400:33|1' 
-- Equation name is '_LC7_B20', type is buried 
_LC7_B20 = LCELL( _EQ069);
  _EQ069 =  stop
         # !clk;

-- Node name is ':24' 
-- Equation name is '_LC8_E6', type is buried 
!_LC8_E6 = _LC8_E6~NOT;
_LC8_E6~NOT = LCELL( _EQ070);
  _EQ070 =  clear & !_LC7_E6;



Project Information                                c:\jinghua\clock_second.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:06


Memory Allocated
-----------------

Peak memory allocated during compilation  = 17,231K

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -