_primary.vhd

verilog语言 实现5分频程序

library verilog;
use verilog.vl_types.all;
entity counter_n is
    port(
        reset           : in     vl_logic;
        clk             : in     vl_logic;
        clk5f           : out    vl_logic
    );
end counter_n;