test.sch

《Verilog-HDL实践与应用系统设计》一书中的光盘源文件

VERSION 5
BEGIN SCHEMATIC
    BEGIN ATTR DeviceFamilyName "XC9500"
        DELETE all:0
        EDITNAME all:0
        EDITTRAIT all:0
    End ATTR
    BEGIN NETLIST
        SIGNAL XLXN_4
        SIGNAL XLXN_5
        SIGNAL XLXN_6
        SIGNAL XLXN_7
        BEGIN BLOCKDEF acc1
            TIMESTAMP 2001 4 24 16 54 29
            LINE N 0 -384 64 -384 
            LINE N 0 -448 64 -448 
            LINE N 0 -448 64 -448 
            RECTANGLE N 64 -576 448 -64 
            LINE N 512 -512 448 -512 
            LINE N 0 -320 64 -320 
            LINE N 0 -256 64 -256 
            LINE N 80 -128 64 -144 
            LINE N 64 -112 80 -128 
            LINE N 0 -192 64 -192 
            LINE N 0 -128 64 -128 
            LINE N 256 -32 64 -32 
            LINE N 256 -64 256 -32 
            LINE N 0 -32 64 -32 
            LINE N 0 -512 64 -512 
            LINE N 512 -448 448 -448 
        END BLOCKDEF
        BEGIN BLOCKDEF x74_148
            TIMESTAMP 2001 5 11 10 14 16
            CIRCLE N 40 -204 64 -180 
            LINE N 0 -192 40 -192 
            CIRCLE N 40 -652 64 -628 
            LINE N 0 -640 40 -640 
            CIRCLE N 320 -332 344 -308 
            LINE N 384 -320 344 -320 
            CIRCLE N 320 -396 344 -372 
            LINE N 384 -384 344 -384 
            RECTANGLE N 64 -704 320 -64 
            CIRCLE N 320 -524 344 -500 
            LINE N 384 -512 344 -512 
            CIRCLE N 320 -588 344 -564 
            LINE N 384 -576 344 -576 
            CIRCLE N 320 -652 344 -628 
            LINE N 384 -640 344 -640 
            CIRCLE N 40 -588 64 -564 
            LINE N 0 -576 40 -576 
            CIRCLE N 40 -524 64 -500 
            LINE N 0 -512 40 -512 
            CIRCLE N 40 -460 64 -436 
            LINE N 0 -448 40 -448 
            CIRCLE N 40 -396 64 -372 
            LINE N 0 -384 40 -384 
            CIRCLE N 40 -332 64 -308 
            LINE N 0 -320 40 -320 
            CIRCLE N 40 -268 64 -244 
            LINE N 0 -256 40 -256 
            CIRCLE N 40 -140 64 -116 
            LINE N 0 -128 40 -128 
        END BLOCKDEF
        BEGIN BLOCK XLXI_1 acc1
            PIN ADD
            PIN B0
            PIN C
            PIN CE
            PIN CI
            PIN D0
            PIN L
            PIN R
            PIN CO XLXN_7
            PIN Q0
        END BLOCK
        BEGIN BLOCK XLXI_5 x74_148
            PIN EI XLXN_7
            PIN I0
            PIN I1
            PIN I2
            PIN I3
            PIN I4
            PIN I5
            PIN I6
            PIN I7
            PIN A0
            PIN A1
            PIN A2
            PIN EO
            PIN GS XLXN_5
        END BLOCK
    END NETLIST
    BEGIN SHEET 1 3520 2720
        INSTANCE XLXI_5 2160 992 R0
        BEGIN BRANCH XLXN_5
            WIRE 2544 672 3008 672
        END BRANCH
        BEGIN BRANCH XLXN_7
            WIRE 1344 864 2144 864
            WIRE 2144 864 2160 864
        END BRANCH
        INSTANCE XLXI_1 832 1312 R0
        BUSTAP 368 1648 464 1648
        BUSTAP 880 1904 976 1904
    END SHEET
END SCHEMATIC