zhiliu_dianji.tan.qmsg

直流电机的VHDL源程序,经过编译和仿真.

{ "Info" "ITDB_FULL_TCO_RESULT" "clk clr tmp 5.902 ns register " "Info: tco from clock \"clk\" to destination pin \"clr\" through register \"tmp\" is 5.902 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.305 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_11 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_11; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.vhd" "" { Text "E:/zhiliu_dianji/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.547 ns) 2.305 ns tmp 2 REG LC_X1_Y17_N3 4 " "Info: 2: + IC(0.628 ns) + CELL(0.547 ns) = 2.305 ns; Loc. = LC_X1_Y17_N3; Fanout = 4; REG Node = 'tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { clk tmp } "NODE_NAME" } } { "test.vhd" "" { Text "E:/zhiliu_dianji/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 72.75 % ) " "Info: Total cell delay = 1.677 ns ( 72.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.628 ns ( 27.25 % ) " "Info: Total interconnect delay = 0.628 ns ( 27.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { clk tmp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { clk {} clk~out0 {} tmp {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "test.vhd" "" { Text "E:/zhiliu_dianji/test.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.424 ns + Longest register pin " "Info: + Longest register to pin delay is 3.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmp 1 REG LC_X1_Y17_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y17_N3; Fanout = 4; REG Node = 'tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp } "NODE_NAME" } } { "test.vhd" "" { Text "E:/zhiliu_dianji/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.340 ns) 0.734 ns p2~0 2 COMB LC_X1_Y17_N4 1 " "Info: 2: + IC(0.394 ns) + CELL(0.340 ns) = 0.734 ns; Loc. = LC_X1_Y17_N4; Fanout = 1; COMB Node = 'p2~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { tmp p2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(1.622 ns) 3.424 ns clr 3 PIN PIN_240 0 " "Info: 3: + IC(1.068 ns) + CELL(1.622 ns) = 3.424 ns; Loc. = PIN_240; Fanout = 0; PIN Node = 'clr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { p2~0 clr } "NODE_NAME" } } { "test.vhd" "" { Text "E:/zhiliu_dianji/test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 57.30 % ) " "Info: Total cell delay = 1.962 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.462 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.424 ns" { tmp p2~0 clr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.424 ns" { tmp {} p2~0 {} clr {} } { 0.000ns 0.394ns 1.068ns } { 0.000ns 0.340ns 1.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { clk tmp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { clk {} clk~out0 {} tmp {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.424 ns" { tmp p2~0 clr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.424 ns" { tmp {} p2~0 {} clr {} } { 0.000ns 0.394ns 1.068ns } { 0.000ns 0.340ns 1.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk clr 7.406 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"clr\" is 7.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_11 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_11; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.vhd" "" { Text "E:/zhiliu_dianji/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.498 ns) + CELL(0.088 ns) 4.716 ns p2~0 2 COMB LC_X1_Y17_N4 1 " "Info: 2: + IC(3.498 ns) + CELL(0.088 ns) = 4.716 ns; Loc. = LC_X1_Y17_N4; Fanout = 1; COMB Node = 'p2~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.586 ns" { clk p2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(1.622 ns) 7.406 ns clr 3 PIN PIN_240 0 " "Info: 3: + IC(1.068 ns) + CELL(1.622 ns) = 7.406 ns; Loc. = PIN_240; Fanout = 0; PIN Node = 'clr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { p2~0 clr } "NODE_NAME" } } { "test.vhd" "" { Text "E:/zhiliu_dianji/test.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 38.35 % ) " "Info: Total cell delay = 2.840 ns ( 38.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.566 ns ( 61.65 % ) " "Info: Total interconnect delay = 4.566 ns ( 61.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { clk p2~0 clr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.406 ns" { clk {} clk~out0 {} p2~0 {} clr {} } { 0.000ns 0.000ns 3.498ns 1.068ns } { 0.000ns 1.130ns 0.088ns 1.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 21 00:58:16 2007 " "Info: Processing ended: Fri Dec 21 00:58:16 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}