total.fit.talkback.xml

数字显示当前的小时、分钟、秒； 2、可以预置为12小时计时显示和24小时计时显示； 3、一个调节键

<!--
This XML file (created on Wed Oct 29 23:40:14 2008) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>5.1</ver>
<schema>quartus_version_5.1_build_176.xsd</schema><license>
	<nic_id>001e9006b92f</nic_id>
	<cdrive_id>c8766079</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>5.1</version>
	<build>Build 176</build>
	<binary_type>32</binary_type>
	<module>quartus_fit.exe</module>
	<edition>Web Edition</edition>
	<eval>Eval</eval>
	<compilation_end_time>Wed Oct 29 23:40:14 2008</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>2</proc_count>
		<cpu_freq units="MHz">2099</cpu_freq>
	</cpu>
	<ram units="MB">768</ram>
</machine>
<top_file>J:/ALL/TOTAL</top_file>
<resource_usage_summary>
	<rsc name="Total logic elements" util="2" max=" 2910 " type="int">72 </rsc>
	<rsc name="-- Combinational with no register" type="int">44</rsc>
	<rsc name="-- Register only" type="int">0</rsc>
	<rsc name="-- Combinational with a register" type="int">28</rsc>
	<rsc name="Logic element usage by number of LUT inputs" type="text"></rsc>
	<rsc name="-- 4 input functions" type="int">43</rsc>
	<rsc name="-- 3 input functions" type="int">22</rsc>
	<rsc name="-- 2 input functions" type="int">6</rsc>
	<rsc name="-- 1 input functions" type="int">1</rsc>
	<rsc name="-- 0 input functions" type="int">0</rsc>
	<rsc name="Logic elements by mode" type="text"></rsc>
	<rsc name="-- normal mode" type="int">65</rsc>
	<rsc name="-- arithmetic mode" type="int">7</rsc>
	<rsc name="-- qfbk mode" type="int">0</rsc>
	<rsc name="-- register cascade mode" type="int">0</rsc>
	<rsc name="-- synchronous clear/load mode" type="int">8</rsc>
	<rsc name="-- asynchronous clear/load mode" type="int">22</rsc>
	<rsc name="Total LABs" util="3" max=" 291 " type="int">9 </rsc>
	<rsc name="Logic elements in carry chains" type="int">8</rsc>
	<rsc name="User inserted logic elements" type="int">0</rsc>
	<rsc name="Virtual pins" type="int">0</rsc>
	<rsc name="I/O pins" util="18" max=" 104 " type="int">19 </rsc>
	<rsc name="-- Clock pins" util="50" max=" 2 " type="int">1 </rsc>
	<rsc name="Global signals" type="int">5</rsc>
	<rsc name="M4Ks" util="0" max=" 13 " type="int">0 </rsc>
	<rsc name="Total memory bits" util="0" max=" 59904 " type="int">0 </rsc>
	<rsc name="Total RAM block bits" util="0" max=" 59904 " type="int">0 </rsc>
	<rsc name="PLLs" util="0" max=" 1 " type="int">0 </rsc>
	<rsc name="Global clocks" util="63" max=" 8 " type="int">5 </rsc>
	<rsc name="Maximum fan-out node" type="text">RESET</rsc>
	<rsc name="Maximum fan-out" type="int">24</rsc>
	<rsc name="Highest non-global fan-out signal" type="text">SELTIME:inst5|COUNT[0]</rsc>
	<rsc name="Highest non-global fan-out" type="int">14</rsc>
	<rsc name="Total fan-out" type="int">325</rsc>
	<rsc name="Average fan-out" type="float">3.49</rsc>
</resource_usage_summary>
<control_signals>
	<row>
		<name>CLK_CHOOSE:inst2|HOUR_CLK~46</name>
		<location>LC_X16_Y10_N0</location>
		<fan_out>8</fan_out>
		<usage>Clock</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK0</global_line_name>
	</row>
	<row>
		<name>CLK_CHOOSE:inst2|SEC_CLK~60</name>
		<location>LC_X8_Y6_N2</location>
		<fan_out>8</fan_out>
		<usage>Clock</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK2</global_line_name>
	</row>
	<row>
		<name>CLK_CHOOSE:inst2|MIN_CLK~71</name>
		<location>LC_X16_Y10_N7</location>
		<fan_out>8</fan_out>
		<usage>Clock</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK1</global_line_name>
	</row>
	<row>
		<name>CLOCK_1HZ</name>
		<location>PIN_122</location>
		<fan_out>2</fan_out>
		<usage>Clock</usage>
		<global>no</global>
	</row>
	<row>
		<name>RESET</name>
		<location>PIN_16</location>
		<fan_out>24</fan_out>
		<usage>Async. clear, Clock enable</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK7</global_line_name>
	</row>
	<row>
		<name>CLK_0HZ</name>
		<location>PIN_17</location>
		<fan_out>3</fan_out>
		<usage>Clock</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK3</global_line_name>
	</row>
</control_signals>
<non_global_high_fan_out_signals>
	<row>
		<name>ALERT:inst6|QLK</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>HOUR:inst3|CQI[4]</name>
		<fan_out>3</fan_out>
	</row>
	<row>
		<name>HOUR:inst3|CQI[4]~130</name>
		<fan_out>3</fan_out>
	</row>
	<row>
		<name>HOUR:inst3|CQI[0]</name>
		<fan_out>4</fan_out>
	</row>
	<row>
		<name>HOUR:inst3|CQI[0]~134</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>HOUR:inst3|CQI[0]~134COUT1_168</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>SELTIME:inst5|COUNT[0]</name>
		<fan_out>14</fan_out>
	</row>
	<row>
		<name>SELTIME:inst5|COUNT[1]</name>
		<fan_out>13</fan_out>
	</row>
	<row>
		<name>SELTIME:inst5|DAOUT[0]~1008</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>SECOND:inst1|CNT1[0]</name>
		<fan_out>6</fan_out>
	</row>
</non_global_high_fan_out_signals>
<interconnect_usage_summary>
	<rsc name="M4K buffers" util="0" max=" 468 " type="int">0 </rsc>
	<rsc name="Local interconnects" util="1" max=" 11506 " type="int">90 </rsc>
	<rsc name="LUT chains" util="1" max=" 2619 " type="int">9 </rsc>
	<rsc name="R4s" util="1" max=" 7520 " type="int">61 </rsc>
	<rsc name="C4s" util="1" max=" 8840 " type="int">41 </rsc>
	<rsc name="Global clocks" util="63" max=" 8 " type="int">5 </rsc>
	<rsc name="LAB clocks" util="4" max=" 156 " type="int">6 </rsc>
	<rsc name="Direct links" util="1" max=" 11506 " type="int">26 </rsc>
</interconnect_usage_summary>
<mep_data>
	<command_line>quartus_fit --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL</command_line>
</mep_data>
<software_data>
	<smart_recompile>off</smart_recompile>
</software_data>
<messages>
	<warning>Warning: Global route sourced by node &quot;RESET&quot;, which is placed in Dedicated Clock &quot;Pin_16&quot;, begins its route with non-global routing to its global destinations. This will lead to increased delay along these routes</warning>
	<warning>Warning: Feature LogicLock incremental compilation is not available with your current license</warning>
	<info>Info: Quartus II Fitter was successful. 0 errors, 2 warnings</info>
	<info>Info: Elapsed time: 00:00:05</info>
	<info>Info: Processing ended: Wed Oct 29 23:40:13 2008</info>
	<info>Info: Completed Auto Delay Chain Operation</info>
	<info>Info: Delay annotation completed successfully</info>
</messages>
<fitter_settings>
	<row>
		<option>Device</option>
		<setting>EP1C3T144C7</setting>
	</row>
	<row>
		<option>Fitter Effort</option>
		<setting>Standard Fit</setting>
		<default_value>Auto Fit</default_value>
	</row>
	<row>
		<option>SignalProbe signals routed during normal compilation</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Use smart compilation</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Router Timing Optimization Level</option>
		<setting>Normal</setting>
		<default_value>Normal</default_value>
	</row>
	<row>
		<option>Placement Effort Multiplier</option>
		<setting>1.0</setting>
		<default_value>1.0</default_value>
	</row>
	<row>
		<option>Router Effort Multiplier</option>
		<setting>1.0</setting>
		<default_value>1.0</default_value>
	</row>
	<row>
		<option>Optimize Hold Timing</option>
		<setting>IO Paths and Minimum TPD Paths</setting>
		<default_value>IO Paths and Minimum TPD Paths</default_value>
	</row>
	<row>
		<option>Optimize Fast-Corner Timing</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Optimize Timing</option>
		<setting>Normal compilation</setting>
		<default_value>Normal compilation</default_value>
	</row>
	<row>
		<option>Optimize IOC Register Placement for Timing</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Limit to One Fitting Attempt</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Final Placement Optimizations</option>
		<setting>Automatically</setting>
		<default_value>Automatically</default_value>
	</row>
	<row>
		<option>Fitter Aggressive Routability Optimizations</option>
		<setting>Automatically</setting>
		<default_value>Automatically</default_value>
	</row>
	<row>
		<option>Fitter Initial Placement Seed</option>
		<setting>1</setting>
		<default_value>1</default_value>
	</row>
	<row>
		<option>Slow Slew Rate</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>PCI I/O</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Weak Pull-Up Resistor</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Enable Bus-Hold Circuitry</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Auto Global Memory Control Signals</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Auto Packed Registers -- Cyclone</option>
		<setting>Auto</setting>
		<default_value>Auto</default_value>
	</row>
	<row>
		<option>Auto Delay Chains</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Merge PLLs</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Perform Physical Synthesis for Combinational Logic</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform Register Duplication</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform Register Retiming</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform Asynchronous Signal Pipelining</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Physical Synthesis Effort Level</option>
		<setting>Normal</setting>
		<default_value>Normal</default_value>
	</row>
	<row>
		<option>Logic Cell Insertion - Logic Duplication</option>
		<setting>Auto</setting>
		<default_value>Auto</default_value>
	</row>
	<row>
		<option>Auto Register Duplication</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Auto Global Clock</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Global Register Control Signals</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
</fitter_settings>
<fitter_device_options>
	<row>
		<option>Enable user-supplied start-up clock (CLKUSR)</option>
		<setting>Off</setting>