equal_const.v

本電子檔為 verilog cookbook,包含了通訊,影像,DSP等重要常用之verilog編碼,可作為工程師與初學者的參考手冊

// Copyright 2007 Altera Corporation. All rights reserved.  
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


module equal_const (dat,out);

parameter WIDTH = 8;
parameter CONST_VAL = 8'h45;
parameter METHOD = 0;

input [WIDTH-1:0] dat;
output out;
wire out;

generate
	if (METHOD == 0) begin
		///////////////////////
		// Generic style
		///////////////////////
		assign out = (dat == CONST_VAL);
	end
	else if (METHOD == 1) begin
		////////////////////////////////////////
		// Carry chain based - 3 bits per cell 
		////////////////////////////////////////
		carry_and ca (.dat(~dat ^ CONST_VAL),.out(out));
			defparam ca .WIDTH = WIDTH;
			defparam ca .METHOD = 4;
	end
endgenerate

endmodule