priority_mux_tb.v

本電子檔為 verilog cookbook,包含了通訊,影像,DSP等重要常用之verilog編碼,可作為工程師與初學者的參考手冊

// Copyright 2007 Altera Corporation. All rights reserved.  
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////

module priority_mux_tb ();

parameter WIDTH = 6;

reg [WIDTH-1:0] dat;
reg [WIDTH-1:0] sel;

reg fail;

wire out_x,out_y;

priority_mux x (.sel(sel),.dat(dat),.out(out_x));
	defparam x .WIDTH = WIDTH;

priority_mux y (.sel(sel),.dat(dat),.out(out_y));
	defparam y .WIDTH = WIDTH;

initial begin
	fail = 0;
	dat = 0;
	sel = 0;
	#500000 
	if (!fail) $display ("PASS");
	$stop();
end

always begin
	#50 dat = {$random,$random};
		// make the select lines sparse
		sel = {$random,$random} & {$random,$random} & {$random,$random};
	#50 if (out_x !== out_y) begin
		$display ("Mismatch at time %d",$time);
		fail = 1;
	end
end
endmodule