shuzi.sim.rpt

来自「可预置数字钟」· RPT 代码 · 共 359 行 · 第 1/4 页

RPT
359 行
字号
1234
; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; data_out0        ;
; |SHUZI|F_M:u4|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                    ; |SHUZI|F_M:u4|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                    ; data_out0        ;
; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; data_out0        ;
; |SHUZI|F_M:u5|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                    ; |SHUZI|F_M:u5|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                    ; data_out0        ;
; |SHUZI|SHI:u6|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                    ; |SHUZI|SHI:u6|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                    ; data_out0        ;
; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; data_out0        ;
; |SHUZI|RST                                                                        ; |SHUZI|RST~corein                                                                 ; dataout          ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |SHUZI|F_M:u4|CQI[5]                                                              ; |SHUZI|F_M:u4|CQI[5]                                                              ; data_out0        ;
; |SHUZI|F_M:u5|CQI[5]                                                              ; |SHUZI|F_M:u5|CQI[5]                                                              ; data_out0        ;
; |SHUZI|SHI:u6|\P1:CQI[5]                                                          ; |SHUZI|SHI:u6|\P1:CQI[5]                                                          ; data_out0        ;
; |SHUZI|F_M:u4|CQI[6]                                                              ; |SHUZI|F_M:u4|CQI[6]                                                              ; data_out0        ;
; |SHUZI|F_M:u5|CQI[6]                                                              ; |SHUZI|F_M:u5|CQI[6]                                                              ; data_out0        ;
; |SHUZI|SHI:u6|\P1:CQI[6]                                                          ; |SHUZI|SHI:u6|\P1:CQI[6]                                                          ; data_out0        ;
; |SHUZI|F_M:u4|CQI[7]                                                              ; |SHUZI|F_M:u4|CQI[7]                                                              ; data_out0        ;
; |SHUZI|F_M:u5|CQI[7]                                                              ; |SHUZI|F_M:u5|CQI[7]                                                              ; data_out0        ;
; |SHUZI|SHI:u6|\P1:CQI[7]                                                          ; |SHUZI|SHI:u6|\P1:CQI[7]                                                          ; data_out0        ;
; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[4]      ; cout             ;
; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[4]      ; cout             ;
; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[4]      ; cout             ;
; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; data_out0        ;
; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[5]      ; cout             ;
; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; data_out0        ;
; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[5]      ; cout             ;
; |SHUZI|SHI:u6|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |SHUZI|SHI:u6|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[5]      ; cout             ;
; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; data_out0        ;
; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[5]      ; cout             ;
; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; data_out0        ;
; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
; |SHUZI|F_M:u4|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |SHUZI|F_M:u4|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; data_out0        ;
; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
; |SHUZI|F_M:u5|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |SHUZI|F_M:u5|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
; |SHUZI|SHI:u6|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |SHUZI|SHI:u6|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; data_out0        ;
; |SHUZI|SHI:u6|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |SHUZI|SHI:u6|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; data_out0        ;
; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |SHUZI|JW:u2|Mux3~12                                                              ; |SHUZI|JW:u2|Mux3~12                                                              ; data_out0        ;
; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |SHUZI|F_M:u4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; data_out0        ;
; |SHUZI|F_M:u4|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                    ; |SHUZI|F_M:u4|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                    ; data_out0        ;
; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |SHUZI|F_M:u5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; data_out0        ;
; |SHUZI|F_M:u5|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                    ; |SHUZI|F_M:u5|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                    ; data_out0        ;
; |SHUZI|SHI:u6|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                    ; |SHUZI|SHI:u6|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                    ; data_out0        ;
; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |SHUZI|SHI:u6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; data_out0        ;
; |SHUZI|F_M:u4|CO~88                                                               ; |SHUZI|F_M:u4|CO~88                                                               ; data_out0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Wed Nov 28 12:47:19 2007
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off SHUZI -c SHUZI
Info: Using vector source file "E:/SHUZIZHONG/SHUZI.vwf"
Info: Inverted registers were found during simulation
    Info: Register: |SHUZI|SHIZHI:u3|SZI
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      74.53 %
Info: Number of transitions in simulation is 4126
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Allocated 93 megabytes of memory during processing
    Info: Processing ended: Wed Nov 28 12:47:21 2007
    Info: Elapsed time: 00:00:02
1234

shuzi.sim.rpt - 源码说明

本页面展示了「可预置数字钟」中的 shuzi.sim.rpt 源码文件，采用 RPT 编程语言编写，共 359 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫开发者社区收录了大量与VHDL相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?