cnt10b.fit.eqn

通过ADC0809对模拟信号进行采样

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L2 is clk0~27 at LC19
A1L2_p1_out = we & lock0;
A1L2_p2_out = !we & clk;
A1L2_or_out = A1L2_p1_out # A1L2_p2_out;
A1L2 = A1L2_or_out;


--B1_dffs[0] is lpm_counter:cqi_rtl_0|dffs[0] at LC17
B1_dffs[0]_reg_input = VCC;
B1_dffs[0]_p3_out = A1L3 & A1L4;
B1_dffs[0] = TFFE(B1_dffs[0]_reg_input, B1_dffs[0]_p3_out, !clr, , );


--A1L3 is clk0~28 at SEXP19
A1L3 = EXP(!we & !clk);


--A1L4 is clk0~29 at SEXP17
A1L4 = EXP(we & !lock0);


--B1_dffs[1] is lpm_counter:cqi_rtl_0|dffs[1] at LC16
B1_dffs[1]_or_out = B1_dffs[0];
B1_dffs[1]_reg_input = B1_dffs[1]_or_out;
B1_dffs[1]_p3_out = A1L5 & A1L6;
B1_dffs[1] = TFFE(B1_dffs[1]_reg_input, B1_dffs[1]_p3_out, !clr, , );


--B1_dffs[2] is lpm_counter:cqi_rtl_0|dffs[2] at LC14
B1_dffs[2]_p1_out = B1_dffs[0] & B1_dffs[1];
B1_dffs[2]_or_out = B1_dffs[2]_p1_out;
B1_dffs[2]_reg_input = B1_dffs[2]_or_out;
B1_dffs[2]_p3_out = A1L5 & A1L6;
B1_dffs[2] = TFFE(B1_dffs[2]_reg_input, B1_dffs[2]_p3_out, !clr, , );


--B1_dffs[3] is lpm_counter:cqi_rtl_0|dffs[3] at LC13
B1_dffs[3]_p1_out = B1_dffs[2] & B1_dffs[0] & B1_dffs[1];
B1_dffs[3]_or_out = B1_dffs[3]_p1_out;
B1_dffs[3]_reg_input = B1_dffs[3]_or_out;
B1_dffs[3]_p3_out = A1L5 & A1L6;
B1_dffs[3] = TFFE(B1_dffs[3]_reg_input, B1_dffs[3]_p3_out, !clr, , );


--B1_dffs[4] is lpm_counter:cqi_rtl_0|dffs[4] at LC11
B1_dffs[4]_p1_out = B1_dffs[3] & B1_dffs[2] & B1_dffs[0] & B1_dffs[1];
B1_dffs[4]_or_out = B1_dffs[4]_p1_out;
B1_dffs[4]_reg_input = B1_dffs[4]_or_out;
B1_dffs[4]_p3_out = A1L5 & A1L6;
B1_dffs[4] = TFFE(B1_dffs[4]_reg_input, B1_dffs[4]_p3_out, !clr, , );


--B1_dffs[5] is lpm_counter:cqi_rtl_0|dffs[5] at LC8
B1_dffs[5]_p1_out = B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[0] & B1_dffs[1];
B1_dffs[5]_or_out = B1_dffs[5]_p1_out;
B1_dffs[5]_reg_input = B1_dffs[5]_or_out;
B1_dffs[5]_p3_out = A1L5 & A1L6;
B1_dffs[5] = TFFE(B1_dffs[5]_reg_input, B1_dffs[5]_p3_out, !clr, , );


--B1_dffs[6] is lpm_counter:cqi_rtl_0|dffs[6] at LC6
B1_dffs[6]_p1_out = B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[0] & B1_dffs[1];
B1_dffs[6]_or_out = B1_dffs[6]_p1_out;
B1_dffs[6]_reg_input = B1_dffs[6]_or_out;
B1_dffs[6]_p3_out = A1L5 & A1L6;
B1_dffs[6] = TFFE(B1_dffs[6]_reg_input, B1_dffs[6]_p3_out, !clr, , );


--B1_dffs[7] is lpm_counter:cqi_rtl_0|dffs[7] at LC5
B1_dffs[7]_p1_out = B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[0] & B1_dffs[1];
B1_dffs[7]_or_out = B1_dffs[7]_p1_out;
B1_dffs[7]_reg_input = B1_dffs[7]_or_out;
B1_dffs[7]_p3_out = A1L5 & A1L6;
B1_dffs[7] = TFFE(B1_dffs[7]_reg_input, B1_dffs[7]_p3_out, !clr, , );


--B1_dffs[8] is lpm_counter:cqi_rtl_0|dffs[8] at LC3
B1_dffs[8]_p1_out = B1_dffs[7] & B1_dffs[6] & B1_dffs[5] & B1_dffs[4] & B1_dffs[3] & B1_dffs[2] & B1_dffs[0] & B1_dffs[1];
B1_dffs[8]_or_out = B1_dffs[8]_p1_out;
B1_dffs[8]_reg_input = B1_dffs[8]_or_out;
B1_dffs[8]_p3_out = A1L5 & A1L6;
B1_dffs[8] = TFFE(B1_dffs[8]_reg_input, B1_dffs[8]_p3_out, !clr, , );


--lock0 is lock0 at PIN_24
--operation mode is input

lock0 = INPUT();


--clr is clr at PIN_33
--operation mode is input

clr = INPUT();


--clk is clk at PIN_52
--operation mode is input

clk = INPUT();


--we is we at PIN_81
--operation mode is input

we = INPUT();


--clkout is clkout at PIN_21
--operation mode is output

clkout = OUTPUT(A1L2);


--dout[0] is dout[0] at PIN_22
--operation mode is output

dout[0] = OUTPUT(B1_dffs[0]);


--dout[1] is dout[1] at PIN_4
--operation mode is output

dout[1] = OUTPUT(B1_dffs[1]);


--dout[2] is dout[2] at PIN_5
--operation mode is output

dout[2] = OUTPUT(B1_dffs[2]);


--dout[3] is dout[3] at PIN_6
--operation mode is output

dout[3] = OUTPUT(B1_dffs[3]);


--dout[4] is dout[4] at PIN_8
--operation mode is output

dout[4] = OUTPUT(B1_dffs[4]);


--dout[5] is dout[5] at PIN_9
--operation mode is output

dout[5] = OUTPUT(B1_dffs[5]);


--dout[6] is dout[6] at PIN_10
--operation mode is output

dout[6] = OUTPUT(B1_dffs[6]);


--dout[7] is dout[7] at PIN_11
--operation mode is output

dout[7] = OUTPUT(B1_dffs[7]);


--dout[8] is dout[8] at PIN_12
--operation mode is output

dout[8] = OUTPUT(B1_dffs[8]);






--A1L5 is clk0~46 at SEXP3
A1L5 = EXP(!we & !clk);


--A1L6 is clk0~47 at SEXP5
A1L6 = EXP(we & !lock0);