📄 snake.tan.qmsg
字号:
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register count\[22\] register clk_2HZ 211.82 MHz 4.721 ns Internal " "Info: Clock CLK has Internal fmax of 211.82 MHz between source register count\[22\] and destination register clk_2HZ (period= 4.721 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.431 ns + Longest register register " "Info: + Longest register to register delay is 4.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[22\] 1 REG LC_X7_Y13_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y13_N7; Fanout = 4; REG Node = 'count\[22\]'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "" { count[22] } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 24 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.590 ns) 1.851 ns reduce_nor~211 2 COMB LC_X6_Y14_N2 1 " "Info: 2: + IC(1.261 ns) + CELL(0.590 ns) = 1.851 ns; Loc. = LC_X6_Y14_N2; Fanout = 1; COMB Node = 'reduce_nor~211'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "1.851 ns" { count[22] reduce_nor~211 } "NODE_NAME" } } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.292 ns) 2.593 ns reduce_nor~215 3 COMB LC_X6_Y14_N3 9 " "Info: 3: + IC(0.450 ns) + CELL(0.292 ns) = 2.593 ns; Loc. = LC_X6_Y14_N3; Fanout = 9; COMB Node = 'reduce_nor~215'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "0.742 ns" { reduce_nor~211 reduce_nor~215 } "NODE_NAME" } } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.309 ns) 4.431 ns clk_2HZ 4 REG LC_X8_Y10_N0 31 " "Info: 4: + IC(1.529 ns) + CELL(0.309 ns) = 4.431 ns; Loc. = LC_X8_Y10_N0; Fanout = 31; REG Node = 'clk_2HZ'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "1.838 ns" { reduce_nor~215 clk_2HZ } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 24 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.191 ns 26.88 % " "Info: Total cell delay = 1.191 ns ( 26.88 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.240 ns 73.12 % " "Info: Total interconnect delay = 3.240 ns ( 73.12 % )" { } { } 0} } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "4.431 ns" { count[22] reduce_nor~211 reduce_nor~215 clk_2HZ } "NODE_NAME" } } } } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.029 ns - Smallest " "Info: - Smallest clock skew is -0.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.902 ns + Shortest register " "Info: + Shortest clock path from clock CLK to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 25; CLK Node = 'CLK'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "" { CLK } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 2 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns clk_2HZ 2 REG LC_X8_Y10_N0 31 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X8_Y10_N0; Fanout = 31; REG Node = 'clk_2HZ'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "1.433 ns" { CLK clk_2HZ } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 24 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 75.12 % " "Info: Total cell delay = 2.180 ns ( 75.12 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns 24.88 % " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" { } { } 0} } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "2.902 ns" { CLK clk_2HZ } "NODE_NAME" } } } } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.931 ns - Longest register " "Info: - Longest clock path from clock CLK to source register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 25; CLK Node = 'CLK'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "" { CLK } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 2 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns count\[22\] 2 REG LC_X7_Y13_N7 4 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = LC_X7_Y13_N7; Fanout = 4; REG Node = 'count\[22\]'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "1.462 ns" { CLK count[22] } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 24 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 74.38 % " "Info: Total cell delay = 2.180 ns ( 74.38 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns 25.62 % " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" { } { } 0} } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "2.931 ns" { CLK count[22] } "NODE_NAME" } } } } 0} } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "2.902 ns" { CLK clk_2HZ } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "2.931 ns" { CLK count[22] } "NODE_NAME" } } } } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" { } { { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 24 -1 0 } } } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" { } { { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 24 -1 0 } } } 0} } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "4.431 ns" { count[22] reduce_nor~211 reduce_nor~215 clk_2HZ } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "2.902 ns" { CLK clk_2HZ } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "2.931 ns" { CLK count[22] } "NODE_NAME" } } } } 0}
{ "Info" "ITDB_TSU_RESULT" "snak\[27\] RST CLK 4.181 ns register " "Info: tsu for register snak\[27\] (data pin = RST, clock pin = CLK) is 4.181 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.173 ns + Longest pin register " "Info: + Longest pin to register delay is 11.173 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RST 1 PIN PIN_1 28 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 28; PIN Node = 'RST'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "" { RST } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 2 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.408 ns) + CELL(0.590 ns) 9.467 ns snak~525 2 COMB LC_X5_Y7_N9 7 " "Info: 2: + IC(7.408 ns) + CELL(0.590 ns) = 9.467 ns; Loc. = LC_X5_Y7_N9; Fanout = 7; COMB Node = 'snak~525'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "7.998 ns" { RST snak~525 } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 117 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.478 ns) 11.173 ns snak\[27\] 3 REG LC_X6_Y8_N6 1 " "Info: 3: + IC(1.228 ns) + CELL(0.478 ns) = 11.173 ns; Loc. = LC_X6_Y8_N6; Fanout = 1; REG Node = 'snak\[27\]'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "1.706 ns" { snak~525 snak[27] } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 117 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.537 ns 22.71 % " "Info: Total cell delay = 2.537 ns ( 22.71 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.636 ns 77.29 % " "Info: Total interconnect delay = 8.636 ns ( 77.29 % )" { } { } 0} } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "11.173 ns" { RST snak~525 snak[27] } "NODE_NAME" } } } } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" { } { { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 117 -1 0 } } } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.029 ns - Shortest register " "Info: - Shortest clock path from clock CLK to destination register is 7.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 25; CLK Node = 'CLK'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "" { CLK } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 2 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns clk_2HZ 2 REG LC_X8_Y10_N0 31 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X8_Y10_N0; Fanout = 31; REG Node = 'clk_2HZ'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "1.657 ns" { CLK clk_2HZ } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 24 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.192 ns) + CELL(0.711 ns) 7.029 ns snak\[27\] 3 REG LC_X6_Y8_N6 1 " "Info: 3: + IC(3.192 ns) + CELL(0.711 ns) = 7.029 ns; Loc. = LC_X6_Y8_N6; Fanout = 1; REG Node = 'snak\[27\]'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "3.903 ns" { clk_2HZ snak[27] } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 117 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns 44.32 % " "Info: Total cell delay = 3.115 ns ( 44.32 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.914 ns 55.68 % " "Info: Total interconnect delay = 3.914 ns ( 55.68 % )" { } { } 0} } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "7.029 ns" { CLK clk_2HZ snak[27] } "NODE_NAME" } } } } 0} } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "11.173 ns" { RST snak~525 snak[27] } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "7.029 ns" { CLK clk_2HZ snak[27] } "NODE_NAME" } } } } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK SCAN\[4\] SCAN\[4\]~reg0 12.563 ns register " "Info: tco from clock CLK to destination pin SCAN\[4\] through register SCAN\[4\]~reg0 is 12.563 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.803 ns + Longest register " "Info: + Longest clock path from clock CLK to source register is 7.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 25; CLK Node = 'CLK'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "" { CLK } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 2 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.935 ns) 3.155 ns count\[8\] 2 REG LC_X6_Y14_N2 20 " "Info: 2: + IC(0.751 ns) + CELL(0.935 ns) = 3.155 ns; Loc. = LC_X6_Y14_N2; Fanout = 20; REG Node = 'count\[8\]'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "1.686 ns" { CLK count[8] } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 24 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.937 ns) + CELL(0.711 ns) 7.803 ns SCAN\[4\]~reg0 3 REG LC_X7_Y5_N5 1 " "Info: 3: + IC(3.937 ns) + CELL(0.711 ns) = 7.803 ns; Loc. = LC_X7_Y5_N5; Fanout = 1; REG Node = 'SCAN\[4\]~reg0'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "4.648 ns" { count[8] SCAN[4]~reg0 } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 131 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns 39.92 % " "Info: Total cell delay = 3.115 ns ( 39.92 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.688 ns 60.08 % " "Info: Total interconnect delay = 4.688 ns ( 60.08 % )" { } { } 0} } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "7.803 ns" { CLK count[8] SCAN[4]~reg0 } "NODE_NAME" } } } } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" { } { { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 131 -1 0 } } } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.536 ns + Longest register pin " "Info: + Longest register to pin delay is 4.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCAN\[4\]~reg0 1 REG LC_X7_Y5_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N5; Fanout = 1; REG Node = 'SCAN\[4\]~reg0'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "" { SCAN[4]~reg0 } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 131 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(2.108 ns) 4.536 ns SCAN\[4\] 2 PIN PIN_86 0 " "Info: 2: + IC(2.428 ns) + CELL(2.108 ns) = 4.536 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'SCAN\[4\]'" { } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "4.536 ns" { SCAN[4]~reg0 SCAN[4] } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/Snake.v" "" "" { Text "I:/共享/310exp_BY_Dong/02 snake/Snake.v" 3 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns 46.47 % " "Info: Total cell delay = 2.108 ns ( 46.47 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.428 ns 53.53 % " "Info: Total interconnect delay = 2.428 ns ( 53.53 % )" { } { } 0} } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "4.536 ns" { SCAN[4]~reg0 SCAN[4] } "NODE_NAME" } } } } 0} } { { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "7.803 ns" { CLK count[8] SCAN[4]~reg0 } "NODE_NAME" } } } { "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" "" "" { Report "I:/共享/310exp_BY_Dong/02 snake/db/Snake_cmp.qrpt" Compiler "Snake" "UNKNOWN" "V1" "I:/共享/310exp_BY_Dong/02 snake/db/Snake.quartus_db" { Floorplan "" "" "4.536 ns" { SCAN[4]~reg0 SCAN[4] } "NODE_NAME" } } } } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 11:20:40 2006 " "Info: Processing ended: Tue Jun 06 11:20:40 2006" { } { } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0} } { } 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -