serial_verilog.fit.eqn

Verilog 经典实例

-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_txd_reg is serial:inst|txd_reg at LC_X16_Y8_N2
--operation mode is normal

B1_txd_reg_lut_out = B1L111 & B1_txd_buf[0] & (!B1L109) # !B1L111 & B1L109 & (B1_txd_buf[0] # !B1L106);
B1_txd_reg = DFFEAS(B1_txd_reg_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , , , , , );


--B1_txd_buf[0] is serial:inst|txd_buf[0] at LC_X14_Y8_N8
--operation mode is normal

B1_txd_buf[0]_lut_out = B1L86 & B1_txd_buf[1] # !B1L86 & (!B1L7);
B1_txd_buf[0] = DFFEAS(B1_txd_buf[0]_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , B1L88, , , , );


--B1_send_state[0] is serial:inst|send_state[0] at LC_X15_Y8_N7
--operation mode is normal

B1_send_state[0]_lut_out = B1_send_state[0] $ (B1L70 & B1L71);
B1_send_state[0] = DFFEAS(B1_send_state[0]_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , , , , , );


--B1_send_state[2] is serial:inst|send_state[2] at LC_X16_Y8_N8
--operation mode is normal

B1_send_state[2]_lut_out = B1_send_state[2] $ (B1_send_state[0] & B1_send_state[1] & B1L69);
B1_send_state[2] = DFFEAS(B1_send_state[2]_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , , , , , );


--B1_send_state[1] is serial:inst|send_state[1] at LC_X15_Y8_N8
--operation mode is normal

B1_send_state[1]_lut_out = B1_send_state[1] $ (B1_send_state[0] & B1L70 & B1L71);
B1_send_state[1] = DFFEAS(B1_send_state[1]_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , , , , , );


--B1L105 is serial:inst|txd_reg~710 at LC_X16_Y8_N4
--operation mode is normal

B1L105 = B1_send_state[2] & !B1_txd_reg & B1_send_state[1] & B1_send_state[0];


--B1_state_tras[0] is serial:inst|state_tras[0] at LC_X15_Y7_N9
--operation mode is normal

B1_state_tras[0]_lut_out = B1_state_tras[0] & (!B1L1) # !B1_state_tras[0] & B1L1 & (B1_state_tras[3] # !B1L14);
B1_state_tras[0] = DFFEAS(B1_state_tras[0]_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , , , , , );


--B1_div8_tras_reg[2] is serial:inst|div8_tras_reg[2] at LC_X15_Y7_N0
--operation mode is normal

B1_div8_tras_reg[2]_lut_out = B1_div8_tras_reg[2] $ (B1_div8_tras_reg[0] & B1_trasstart & B1_div8_tras_reg[1]);
B1_div8_tras_reg[2] = DFFEAS(B1_div8_tras_reg[2]_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , , , , , );


--B1_div8_tras_reg[1] is serial:inst|div8_tras_reg[1] at LC_X15_Y7_N1
--operation mode is normal

B1_div8_tras_reg[1]_lut_out = B1_div8_tras_reg[1] $ (B1_div8_tras_reg[0] & B1_trasstart);
B1_div8_tras_reg[1] = DFFEAS(B1_div8_tras_reg[1]_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , , , , , );


--B1_div8_tras_reg[0] is serial:inst|div8_tras_reg[0] at LC_X15_Y7_N5
--operation mode is normal

B1_div8_tras_reg[0]_lut_out = B1_div8_tras_reg[0] $ (B1_trasstart);
B1_div8_tras_reg[0] = DFFEAS(B1_div8_tras_reg[0]_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , , , , , );


--B1L15 is serial:inst|add~488 at LC_X16_Y7_N1
--operation mode is normal

B1L15 = B1_div8_tras_reg[1] & B1_div8_tras_reg[0] & B1_state_tras[0] & B1_div8_tras_reg[2];


--B1_state_tras[3] is serial:inst|state_tras[3] at LC_X16_Y7_N8
--operation mode is normal

B1_state_tras[3]_lut_out = B1_state_tras[3] $ (B1_state_tras[2] & B1L8 & B1L1);
B1_state_tras[3] = DFFEAS(B1_state_tras[3]_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , , , , , );


--B1L106 is serial:inst|txd_reg~711 at LC_X16_Y8_N5
--operation mode is normal

B1L106 = B1L105 # !B1_state_tras[3] & B1L15;


--B1L1 is serial:inst|Equal~48 at LC_X15_Y7_N2
--operation mode is normal

B1L1 = B1_div8_tras_reg[2] & B1_div8_tras_reg[0] & B1_div8_tras_reg[1];


--B1_state_tras[2] is serial:inst|state_tras[2] at LC_X15_Y7_N3
--operation mode is normal

B1_state_tras[2]_lut_out = B1_state_tras[2] $ (B1_state_tras[1] & B1L1 & B1_state_tras[0]);
B1_state_tras[2] = DFFEAS(B1_state_tras[2]_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , , , , , );


--B1_state_tras[1] is serial:inst|state_tras[1] at LC_X15_Y7_N4
--operation mode is normal

B1_state_tras[1]_lut_out = B1_state_tras[1] $ (B1L11 & (B1L9 # B1L1));
B1_state_tras[1] = DFFEAS(B1_state_tras[1]_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , , , , , );


--B1L90 is serial:inst|txd_buf[3]~2505 at LC_X15_Y7_N7
--operation mode is normal

B1L90 = !B1_state_tras[1] & !B1_state_tras[2];


--B1L107 is serial:inst|txd_reg~712 at LC_X15_Y8_N1
--operation mode is normal

B1L107 = B1_send_state[2] & B1_send_state[0] & B1_send_state[1];


--B1_trasstart is serial:inst|trasstart at LC_X15_Y8_N5
--operation mode is normal

B1_trasstart_lut_out = B1L78 & (B1L80 & (B1L81) # !B1L80 & B1_trasstart) # !B1L78 & (B1_trasstart # !B1L80 & !B1L81);
B1_trasstart = DFFEAS(B1_trasstart_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , , , , , );


--B1L108 is serial:inst|txd_reg~713 at LC_X15_Y8_N6
--operation mode is normal

B1L108 = B1_state_tras[0] # B1_trasstart & !B1L107 & !B1_state_tras[3];


--B1L109 is serial:inst|txd_reg~714 at LC_X16_Y8_N1
--operation mode is normal

B1L109 = B1_txd_reg & (B1L108 & B1L112 # !B1L111) # !B1_txd_reg & B1L108 & (B1L112);


--B1_clkbaud8x is serial:inst|clkbaud8x at LC_X12_Y4_N1
--operation mode is normal

B1_clkbaud8x_lut_out = B1_clkbaud8x $ (B1L6);
B1_clkbaud8x = DFFEAS(B1_clkbaud8x_lut_out, GLOBAL(clk), GLOBAL(reset), , , , , , );


--B1L7 is serial:inst|Select~2300 at LC_X16_Y8_N0
--operation mode is normal

B1L7 = B1_send_state[2] & (!B1_send_state[1]) # !B1_send_state[2] & (B1_send_state[1] # !B1_send_state[0]) # !B1_state_tras[1];


--B1L86 is serial:inst|txd_buf[2]~2506 at LC_X14_Y8_N1
--operation mode is normal

B1L86 = !B1_state_tras[1] & (B1_state_tras[2] # !B1_state_tras[0]) # !B1_state_tras[3];


--B1_txd_buf[1] is serial:inst|txd_buf[1] at LC_X14_Y8_N9
--operation mode is normal

B1_txd_buf[1]_lut_out = B1L91 # B1L86 & B1_txd_buf[2] # !B1L86 & (!B1L12);
B1_txd_buf[1] = DFFEAS(B1_txd_buf[1]_lut_out, GLOBAL(B1_clkbaud8x), GLOBAL(reset), , B1L88, , , , );


--B1L87 is serial:inst|txd_buf[2]~2507 at LC_X14_Y8_N6
--operation mode is normal

B1L87 = B1_state_tras[0] & B1_state_tras[3] & (B1_state_tras[1] $ B1_state_tras[2]) # !B1_state_tras[0] & (B1_state_tras[3] $ (!B1_state_tras[1] & !B1_state_tras[2]));


--B1L70 is serial:inst|send_state[2]~167 at LC_X16_Y7_N4
--operation mode is normal

B1L70 = B1_div8_tras_reg[2] & B1_state_tras[3] & B1_div8_tras_reg[1] & B1_div8_tras_reg[0];


--B1L71 is serial:inst|send_state[2]~168 at LC_X16_Y7_N2
--operation mode is normal

B1L71 = B1_state_tras[0] & (B1_state_tras[1] & B1_state_tras[2]);


--B1L69 is serial:inst|send_state[2]~0 at LC_X16_Y8_N7
--operation mode is normal

B1L69 = B1L1 & B1_state_tras[3] & B1L71;


--B1L8 is serial:inst|Select~2303 at LC_X16_Y7_N9
--operation mode is normal

B1L8 = B1_state_tras[0] & (B1_state_tras[1]);


--B1L9 is serial:inst|Select~2305 at LC_X16_Y7_N6
--operation mode is normal

B1L9 = B1_state_tras[3] & (B1_state_tras[1] & (!B1_state_tras[2] # !B1_state_tras[0]) # !B1_state_tras[1] & (B1_state_tras[2]));


--B1L10 is serial:inst|Select~2306 at LC_X16_Y7_N5
--operation mode is normal

B1L10 = B1_state_tras[0] & (B1_state_tras[1] $ !B1_state_tras[2] # !B1_state_tras[3]);


--B1L11 is serial:inst|Select~2307 at LC_X16_Y7_N7
--operation mode is normal

B1L11 = B1L10 & (!B1L9) # !B1L10 & B1L15 & B1L9;


--B1L78 is serial:inst|trasstart~469 at LC_X15_Y8_N2
--operation mode is normal

B1L78 = B1_state_tras[3] & (B1L1 # !B1_trasstart);


--B1L79 is serial:inst|trasstart~470 at LC_X15_Y8_N3
--operation mode is normal

B1L79 = B1_state_tras[1] # !B1_state_tras[3] & B1L107;


--B1L80 is serial:inst|trasstart~471 at LC_X15_Y8_N0
--operation mode is normal

B1L80 = B1_state_tras[2] # B1L70 & B1L79;


--B1L81 is serial:inst|trasstart~472 at LC_X15_Y8_N4
--operation mode is normal

B1L81 = B1_state_tras[2] & B1L70 & (!B1L79 # !B1_state_tras[0]) # !B1_state_tras[2] & (B1_state_tras[0] # B1L79);


--B1_div_reg[5] is serial:inst|div_reg[5] at LC_X10_Y4_N7
--operation mode is arithmetic

B1_div_reg[5]_carry_eqn = (!B1L29 & B1L34) # (B1L29 & B1L35);
B1_div_reg[5]_lut_out = B1_div_reg[5] $ B1_div_reg[5]_carry_eqn;
B1_div_reg[5] = DFFEAS(B1_div_reg[5]_lut_out, GLOBAL(clk), GLOBAL(reset), , , , , B1L6, );

--B1L37 is serial:inst|div_reg[5]~203 at LC_X10_Y4_N7
--operation mode is arithmetic

B1L37_cout_0 = !B1L34 # !B1_div_reg[5];
B1L37 = CARRY(B1L37_cout_0);

--B1L38 is serial:inst|div_reg[5]~203COUT1_288 at LC_X10_Y4_N7
--operation mode is arithmetic

B1L38_cout_1 = !B1L35 # !B1_div_reg[5];
B1L38 = CARRY(B1L38_cout_1);


--B1_div_reg[6] is serial:inst|div_reg[6] at LC_X10_Y4_N8
--operation mode is arithmetic

B1_div_reg[6]_carry_eqn = (!B1L29 & B1L37) # (B1L29 & B1L38);
B1_div_reg[6]_lut_out = B1_div_reg[6] $ (!B1_div_reg[6]_carry_eqn);
B1_div_reg[6] = DFFEAS(B1_div_reg[6]_lut_out, GLOBAL(clk), GLOBAL(reset), , , , , B1L6, );

--B1L40 is serial:inst|div_reg[6]~207 at LC_X10_Y4_N8
--operation mode is arithmetic

B1L40_cout_0 = B1_div_reg[6] & (!B1L37);
B1L40 = CARRY(B1L40_cout_0);

--B1L41 is serial:inst|div_reg[6]~207COUT1_290 at LC_X10_Y4_N8
--operation mode is arithmetic

B1L41_cout_1 = B1_div_reg[6] & (!B1L38);
B1L41 = CARRY(B1L41_cout_1);


--B1_div_reg[7] is serial:inst|div_reg[7] at LC_X10_Y4_N9
--operation mode is arithmetic

B1_div_reg[7]_carry_eqn = (!B1L29 & B1L40) # (B1L29 & B1L41);
B1_div_reg[7]_lut_out = B1_div_reg[7] $ B1_div_reg[7]_carry_eqn;
B1_div_reg[7] = DFFEAS(B1_div_reg[7]_lut_out, GLOBAL(clk), GLOBAL(reset), , , , , B1L6, );

--B1L43 is serial:inst|div_reg[7]~211 at LC_X10_Y4_N9
--operation mode is arithmetic

B1L43 = CARRY(!B1L41 # !B1_div_reg[7]);


--B1_div_reg[8] is serial:inst|div_reg[8] at LC_X11_Y4_N0
--operation mode is arithmetic

B1_div_reg[8]_carry_eqn = B1L43;
B1_div_reg[8]_lut_out = B1_div_reg[8] $ !B1_div_reg[8]_carry_eqn;
B1_div_reg[8] = DFFEAS(B1_div_reg[8]_lut_out, GLOBAL(clk), GLOBAL(reset), , , , , B1L6, );

--B1L45 is serial:inst|div_reg[8]~215 at LC_X11_Y4_N0
--operation mode is arithmetic

B1L45_cout_0 = B1_div_reg[8] & !B1L43;
B1L45 = CARRY(B1L45_cout_0);

--B1L46 is serial:inst|div_reg[8]~215COUT1_292 at LC_X11_Y4_N0
--operation mode is arithmetic

B1L46_cout_1 = B1_div_reg[8] & !B1L43;
B1L46 = CARRY(B1L46_cout_1);


--B1L2 is serial:inst|LessThan~256 at LC_X11_Y4_N8
--operation mode is normal

B1L2 = !B1_div_reg[7] & !B1_div_reg[5] & !B1_div_reg[8] & !B1_div_reg[6];


--B1_div_reg[9] is serial:inst|div_reg[9] at LC_X11_Y4_N1
--operation mode is arithmetic

B1_div_reg[9]_carry_eqn = (!B1L43 & B1L45) # (B1L43 & B1L46);
B1_div_reg[9]_lut_out = B1_div_reg[9] $ B1_div_reg[9]_carry_eqn;
B1_div_reg[9] = DFFEAS(B1_div_reg[9]_lut_out, GLOBAL(clk), GLOBAL(reset), , , , , B1L6, );

--B1L48 is serial:inst|div_reg[9]~219 at LC_X11_Y4_N1
--operation mode is arithmetic

B1L48_cout_0 = !B1L45 # !B1_div_reg[9];
B1L48 = CARRY(B1L48_cout_0);

--B1L49 is serial:inst|div_reg[9]~219COUT1_294 at LC_X11_Y4_N1
--operation mode is arithmetic

B1L49_cout_1 = !B1L46 # !B1_div_reg[9];
B1L49 = CARRY(B1L49_cout_1);


--B1_div_reg[10] is serial:inst|div_reg[10] at LC_X11_Y4_N2
--operation mode is arithmetic

B1_div_reg[10]_carry_eqn = (!B1L43 & B1L48) # (B1L43 & B1L49);
B1_div_reg[10]_lut_out = B1_div_reg[10] $ !B1_div_reg[10]_carry_eqn;
B1_div_reg[10] = DFFEAS(B1_div_reg[10]_lut_out, GLOBAL(clk), GLOBAL(reset), , , , , B1L6, );

--B1L51 is serial:inst|div_reg[10]~223 at LC_X11_Y4_N2
--operation mode is arithmetic

B1L51_cout_0 = B1_div_reg[10] & !B1L48;
B1L51 = CARRY(B1L51_cout_0);

--B1L52 is serial:inst|div_reg[10]~223COUT1_296 at LC_X11_Y4_N2