lcd_1602.fit.summary

来自「Verilog 经典实例」· SUMMARY 代码 · 共 12 行

SUMMARY
12
字号
Fitter Status : Successful - Thu Nov 23 21:27:50 2006
Quartus II Version : 5.1 Build 216 03/06/2006 SP 2 SJ Full Version
Revision Name : lcd_1602
Top-level Entity Name : lcd_1602
Family : MAX II
Device : EPM1270T144C5
Timing Models : Final
Total logic elements : 135 / 1,270 ( 11 % )
Total pins : 13 / 116 ( 11 % )
Total virtual pins : 0
UFM blocks : 0 / 1 ( 0 % )

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?