__projnav.log

来自「一个完整的viterbi(2,1,7)编码程序」· LOG 代码 · 共 2,274 行 · 第 1/5 页

LOG
2,274 行
字号
12345
ERROR:HDLCompilers:26 - "212bianmaqi.v" line 60 expecting 'endmodule', found 'end'Analysis of file <"bianma.prj"> failed.--> Total memory usage is 76776 kilobytesNumber of errors   :    1 (   0 filtered)Number of warnings :    0 (   0 filtered)Number of infos    :    0 (   0 filtered)ERROR: XST failedProcess "View RTL Schematic" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "View RTL Schematic".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "212bianmaqi.v"Module <DFF> compiledModule <bianma> compiledERROR:HDLCompilers:26 - "212bianmaqi.v" line 60 expecting 'endmodule', found 'end'Analysis of file <"bianma.prj"> failed.--> Total memory usage is 76776 kilobytesNumber of errors   :    1 (   0 filtered)Number of warnings :    0 (   0 filtered)Number of infos    :    0 (   0 filtered)ERROR: XST failedProcess "View RTL Schematic" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "View RTL Schematic".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "212bianmaqi.v"Module <DFF> compiledERROR:HDLCompilers:120 - "212bianmaqi.v" line 38 Illegal redeclaration of input 'Din' as a regModule <bianma> compiledERROR:HDLCompilers:26 - "212bianmaqi.v" line 60 expecting 'endmodule', found 'end'Analysis of file <"bianma.prj"> failed.--> Total memory usage is 76776 kilobytesNumber of errors   :    2 (   0 filtered)Number of warnings :    0 (   0 filtered)Number of infos    :    0 (   0 filtered)ERROR: XST failedProcess "View RTL Schematic" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "View RTL Schematic".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "212bianmaqi.v"Module <DFF> compiledModule <bianma> compiledERROR:HDLCompilers:26 - "212bianmaqi.v" line 60 expecting 'endmodule', found 'end'Analysis of file <"bianma.prj"> failed.--> Total memory usage is 76776 kilobytesNumber of errors   :    1 (   0 filtered)Number of warnings :    0 (   0 filtered)Number of infos    :    0 (   0 filtered)ERROR: XST failedProcess "View RTL Schematic" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "View RTL Schematic".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "212bianmaqi.v"Module <DFF> compiledModule <bianma> compiledERROR:HDLCompilers:26 - "212bianmaqi.v" line 54 expecting 'endmodule', found 'if'Analysis of file <"bianma.prj"> failed.--> Total memory usage is 76776 kilobytesNumber of errors   :    1 (   0 filtered)Number of warnings :    0 (   0 filtered)Number of infos    :    0 (   0 filtered)ERROR: XST failedProcess "View RTL Schematic" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "View RTL Schematic".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "212bianmaqi.v"Module <DFF> compiledModule <bianma> compiledERROR:HDLCompilers:26 - "212bianmaqi.v" line 50 expecting 'endmodule', found 'if'Analysis of file <"bianma.prj"> failed.--> Total memory usage is 76776 kilobytesNumber of errors   :    1 (   0 filtered)Number of warnings :    0 (   0 filtered)Number of infos    :    0 (   0 filtered)ERROR: XST failedProcess "View RTL Schematic" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "View RTL Schematic".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "212bianmaqi.v"Module <DFF> compiledModule <bianma> compiledERROR:HDLCompilers:26 - "212bianmaqi.v" line 54 expecting 'endmodule', found 'if'Analysis of file <"bianma.prj"> failed.--> Total memory usage is 76776 kilobytesNumber of errors   :    1 (   0 filtered)Number of warnings :    0 (   0 filtered)Number of infos    :    0 (   0 filtered)ERROR: XST failedProcess "View RTL Schematic" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "View RTL Schematic".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "212bianmaqi.v"Module <DFF> compiledModule <bianma> compiledERROR:HDLCompilers:26 - "212bianmaqi.v" line 54 expecting 'endmodule', found 'if'Analysis of file <"bianma.prj"> failed.--> Total memory usage is 76776 kilobytesNumber of errors   :    1 (   0 filtered)Number of warnings :    0 (   0 filtered)Number of infos    :    0 (   0 filtered)ERROR: XST failedProcess "View RTL Schematic" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "View RTL Schematic".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "212bianmaqi.v"Module <DFF> compiledModule <bianma> compiledERROR:HDLCompilers:247 - "212bianmaqi.v" line 51 Reference to scalar wire 'Dout1' is not a legal reg or variable lvalueERROR:HDLCompilers:44 - "212bianmaqi.v" line 51 Illegal left hand side of blocking assignmentERROR:HDLCompilers:247 - "212bianmaqi.v" line 52 Reference to scalar wire 'Dout2' is not a legal reg or variable lvalueERROR:HDLCompilers:44 - "212bianmaqi.v" line 52 Illegal left hand side of blocking assignmentERROR:HDLCompilers:247 - "212bianmaqi.v" line 56 Reference to scalar wire 'Dout' is not a legal reg or variable lvalueERROR:HDLCompilers:42 - "212bianmaqi.v" line 56 Illegal left hand side of procedural assignERROR:HDLCompilers:247 - "212bianmaqi.v" line 60 Reference to scalar wire 'Dout' is not a legal reg or variable lvalueERROR:HDLCompilers:44 - "212bianmaqi.v" line 60 Illegal left hand side of blocking assignmentAnalysis of file <"bianma.prj"> failed.--> Total memory usage is 76776 kilobytesNumber of errors   :    8 (   0 filtered)Number of warnings :    0 (   0 filtered)Number of infos    :    0 (   0 filtered)ERROR: XST failedProcess "View RTL Schematic" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "View RTL Schematic".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "212bianmaqi.v"Module <DFF> compiledModule <bianma> compiledERROR:HDLCompilers:247 - "212bianmaqi.v" line 51 Reference to scalar wire 'Dout1' is not a legal reg or variable lvalueERROR:HDLCompilers:42 - "212bianmaqi.v" line 51 Illegal left hand side of procedural assignERROR:HDLCompilers:247 - "212bianmaqi.v" line 52 Reference to scalar wire 'Dout2' is not a legal reg or variable lvalueERROR:HDLCompilers:42 - "212bianmaqi.v" line 52 Illegal left hand side of procedural assignERROR:HDLCompilers:247 - "212bianmaqi.v" line 56 Reference to scalar wire 'Dout' is not a legal reg or variable lvalueERROR:HDLCompilers:42 - "212bianmaqi.v" line 56 Illegal left hand side of procedural assignERROR:HDLCompilers:247 - "212bianmaqi.v" line 60 Reference to scalar wire 'Dout' is not a legal reg or variable lvalueERROR:HDLCompilers:44 - "212bianmaqi.v" line 60 Illegal left hand side of blocking assignmentAnalysis of file <"bianma.prj"> failed.--> Total memory usage is 76776 kilobytesNumber of errors   :    8 (   0 filtered)Number of warnings :    0 (   0 filtered)Number of infos    :    0 (   0 filtered)ERROR: XST failedProcess "View RTL Schematic" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "View RTL Schematic".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "212bianmaqi.v"Module <DFF> compiledModule <bianma> compiledERROR:HDLCompilers:247 - "212bianmaqi.v" line 51 Reference to scalar wire 'Dout1' is not a legal reg or variable lvalueERROR:HDLCompilers:42 - "212bianmaqi.v" line 51 Illegal left hand side of procedural assignERROR:HDLCompilers:247 - "212bianmaqi.v" line 52 Reference to scalar wire 'Dout2' is not a legal reg or variable lvalueERROR:HDLCompilers:42 - "212bianmaqi.v" line 52 Illegal left hand side of procedural assignERROR:HDLCompilers:247 - "212bianmaqi.v" line 55 Reference to scalar wire 'Dout' is not a legal reg or variable lvalueERROR:HDLCompilers:42 - "212bianmaqi.v" line 55 Illegal left hand side of procedural assignERROR:HDLCompilers:247 - "212bianmaqi.v" line 57 Reference to scalar wire 'Dout' is not a legal reg or variable lvalueERROR:HDLCompilers:44 - "212bianmaqi.v" line 57 Illegal left hand side of blocking assignmentAnalysis of file <"bianma.prj"> failed.--> Total memory usage is 76776 kilobytesNumber of errors   :    8 (   0 filtered)Number of warnings :    0 (   0 filtered)Number of infos    :    0 (   0 filtered)ERROR: XST failedProcess "View RTL Schematic" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "View RTL Schematic".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "212bianmaqi.v"Module <DFF> compiledModule <bianma> compiledNo errors in compilationAnalysis of file <"bianma.prj"> succeeded. =========================================================================*                            HDL Analysis                               *=========================================================================ERROR:HDLCompilers:246 - "212bianmaqi.v" line 42 Reference to scalar reg 'D1' is not a legal net lvalueERROR:HDLCompilers:102 - "212bianmaqi.v" line 42 Connection to output port 'Q' must be a net lvalueERROR:HDLCompilers:246 - "212bianmaqi.v" line 47 Reference to scalar reg 'D2' is not a legal net lvalueERROR:HDLCompilers:102 - "212bianmaqi.v" line 47 Connection to output port 'Q' must be a net lvalue--> Total memory usage is 76776 kilobytesNumber of errors   :    4 (   0 filtered)Number of warnings :    0 (   0 filtered)Number of infos    :    0 (   0 filtered)ERROR: XST failedProcess "View RTL Schematic" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "View RTL Schematic".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling verilog file "212bianmaqi.v"Module <DFF> compiledModule <bianma> compiledNo errors in compilationAnalysis of file <"bianma.prj"> succeeded.
12345

__projnav.log - 源码说明

本页面展示了「一个完整的viterbi(2,1,7)编码程序」中的 __projnav.log 源码文件，采用 LOG 编程语言编写，共 2,274 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫开发者社区收录了大量与Verilog相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?