📄 tdmddc.mdl
字号:
SimulationMode "normal"
CurrentDlgPage "Solver"
}
PropName "ConfigurationSets"
}
Simulink.ConfigSet {
$PropName "ActiveConfigurationSet"
$ObjectID 1
}
BlockDefaults {
Orientation "right"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
NamePlacement "normal"
FontName "Arial"
FontSize 10
FontWeight "normal"
FontAngle "normal"
ShowName on
}
BlockParameterDefaults {
Block {
BlockType Constant
}
Block {
BlockType DataTypeConversion
OutDataTypeMode "Inherit via back propagation"
OutDataType "sfix(16)"
OutScaling "2^0"
LockScale off
ConvertRealWorld "Real World Value (RWV)"
RndMeth "Zero"
SaturateOnIntegerOverflow on
SampleTime "-1"
}
Block {
BlockType EnablePort
StatesWhenEnabling "held"
ShowOutputPort off
ZeroCross on
}
Block {
BlockType From
IconDisplay "Tag"
}
Block {
BlockType Fcn
Expr "sin(u[1])"
SampleTime "-1"
}
Block {
BlockType Goto
IconDisplay "Tag"
}
Block {
BlockType Inport
Port "1"
UseBusObject off
BusObject "BusObject"
BusOutputAsStruct off
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
LatchByDelayingOutsideSignal off
LatchByCopyingInsideSignal off
Interpolate on
}
Block {
BlockType Math
Operator "exp"
OutputSignalType "auto"
SampleTime "-1"
OutDataTypeMode "Same as first input"
OutDataType "sfix(16)"
OutScaling "2^0"
LockScale off
RndMeth "Floor"
SaturateOnIntegerOverflow on
}
Block {
BlockType "M-S-Function"
FunctionName "mlfile"
}
Block {
BlockType Mux
Inputs "4"
DisplayOption "none"
UseBusObject off
BusObject "BusObject"
NonVirtualBus off
}
Block {
BlockType Outport
Port "1"
UseBusObject off
BusObject "BusObject"
BusOutputAsStruct off
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
OutputWhenDisabled "held"
InitialOutput "[]"
}
Block {
BlockType Product
Inputs "2"
Multiplication "Element-wise(.*)"
InputSameDT on
OutDataTypeMode "Same as first input"
OutDataType "sfix(16)"
OutScaling "2^0"
LockScale off
RndMeth "Zero"
SaturateOnIntegerOverflow on
SampleTime "-1"
}
Block {
BlockType RandomNumber
Mean "0"
Variance "1"
Seed "0"
SampleTime "-1"
VectorParams1D on
}
Block {
BlockType Reference
}
Block {
BlockType Scope
ModelBased off
TickLabels "OneTimeTick"
ZoomMode "on"
Grid "on"
TimeRange "auto"
YMin "-5"
YMax "5"
SaveToWorkspace off
SaveName "ScopeData"
LimitDataPoints on
MaxDataPoints "5000"
Decimation "1"
SampleInput off
SampleTime "-1"
}
Block {
BlockType "S-Function"
FunctionName "system"
SFunctionModules "''"
PortCounts "[]"
}
Block {
BlockType Sin
SineType "Time based"
TimeSource "Use simulation time"
Amplitude "1"
Bias "0"
Frequency "1"
Phase "0"
Samples "10"
Offset "0"
SampleTime "-1"
VectorParams1D on
}
Block {
BlockType Step
Time "1"
Before "0"
After "1"
SampleTime "-1"
VectorParams1D on
ZeroCross on
}
Block {
BlockType SubSystem
ShowPortLabels on
Permissions "ReadWrite"
PermitHierarchicalResolution "All"
TreatAsAtomicUnit off
SystemSampleTime "-1"
RTWFcnNameOpts "Auto"
RTWFileNameOpts "Auto"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
SimViewingDevice off
DataTypeOverride "UseLocalSettings"
MinMaxOverflowLogging "UseLocalSettings"
}
Block {
BlockType Sum
IconShape "rectangular"
Inputs "++"
InputSameDT on
OutDataTypeMode "Same as first input"
OutDataType "sfix(16)"
OutScaling "2^0"
LockScale off
RndMeth "Floor"
SaturateOnIntegerOverflow on
SampleTime "-1"
}
Block {
BlockType Terminator
}
}
AnnotationDefaults {
HorizontalAlignment "center"
VerticalAlignment "middle"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
FontName "Arial"
FontSize 10
FontWeight "normal"
FontAngle "normal"
}
LineDefaults {
FontName "Arial"
FontSize 9
FontWeight "normal"
FontAngle "normal"
}
System {
Name "TDMDDC"
Location [2, 80, 1278, 967]
Open on
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale 1
ShowPageBoundaries off
ZoomFactor "51"
ReportName "simulink-default.rpt"
Block {
BlockType Reference
Name "Avalon-ST\nPacket Format Converter"
Ports [7, 11]
Position [1610, 286, 1790, 584]
ForegroundColor "orange"
SourceBlock "allblocks_alteradspbuilder/Avalon-ST\nPacket Fo"
"rmat Converter"
SourceType "HDLEntity AlteraBlockSet"
NumSinks "1"
NumSources "2"
splitData off
multiMapping off
SymbolWidth "16"
SinkFormat1 "'I,Q'"
SymbolsPerBeatSink1 "1"
SymbolsPerBeatSink2 "1"
SymbolsPerBeatSink3 "1"
SymbolsPerBeatSink4 "1"
SymbolsPerBeatSink5 "1"
SymbolsPerBeatSink6 "1"
SymbolsPerBeatSink7 "1"
SymbolsPerBeatSink8 "1"
SymbolsPerBeatSink9 "1"
SymbolsPerBeatSink10 "1"
SymbolsPerBeatSink11 "1"
SymbolsPerBeatSink12 "1"
SymbolsPerBeatSink13 "1"
SymbolsPerBeatSink14 "1"
SymbolsPerBeatSink15 "1"
SymbolsPerBeatSink16 "1"
SourceFormat1 "'I'"
SourceFormat2 "'Q'"
SymbolsPerBeatSource1 "1"
SymbolsPerBeatSource2 "1"
SymbolsPerBeatSource3 "1"
SymbolsPerBeatSource4 "1"
SymbolsPerBeatSource5 "1"
SymbolsPerBeatSource6 "1"
SymbolsPerBeatSource7 "1"
SymbolsPerBeatSource8 "1"
SymbolsPerBeatSource9 "1"
SymbolsPerBeatSource10 "1"
SymbolsPerBeatSource11 "1"
SymbolsPerBeatSource12 "1"
SymbolsPerBeatSource13 "1"
SymbolsPerBeatSource14 "1"
SymbolsPerBeatSource15 "1"
SymbolsPerBeatSource16 "1"
q_src_files "Altr_PFC_0_int.v;Altr_PFC_0.v;"
q_src_types "SOURCE_FILE;SOURCE_FILE;"
HDLLibraryInformationAltera "ADD_COMPONENT_SECTION"
HDLComponentNameAltera "Altr_PFC_0"
HDLInputPortsMappingAltera "out0_ready.1.0.b,out1_ready.1.0.b,in0_valid."
"1.0.b,in0_data.16.0.s,in0_startofpacket.1.0.b,in0_endofpacket.1.0.b,reset_n.1"
".0.b"
HDLOutputPortsMappingAltera "in0_ready.1.0.b,out0_valid.1.0.b,out0_data."
"16.0.s,out0_startofpacket.1.0.b,out0_endofpacket.1.0.b,out0_error.1.0.b,out1_"
"valid.1.0.b,out1_data.16.0.s,out1_startofpacket.1.0.b,out1_endofpacket.1.0.b,"
"out1_error.1.0.b"
HDLParameterMappingAltera "NOHDLPARAMETER"
HDLImplicitPortsMappingAltera "clk.clock"
InstanceIndex "0"
ParamHash "487240014"
ParamHashAtGeneration "713412567"
vofile "DSPBuilder_TDMDDC\\Altr_PFC_0.vo"
xmlmapfile "C:\\altera\\61\\DSPBuilder\\Altlib\\SimgenCMap."
"xml"
dspbuilder_path "C:\\altera\\61\\DSPBuilder\\Altlib"
array_input "out0_ready out1_ready in0_valid in0_data in0_st"
"artofpacket in0_endofpacket reset_n"
array_output "in0_ready out0_valid out0_data out0_startofpack"
"et out0_endofpacket out0_error out1_valid out1_data out1_startofpacket out1_e"
"ndofpacket out1_error"
q_user_lib "0"
GenerationOptions " -I\"I,Q\" -i1 -O\"I\" -o1 -O\"Q\" -o1 --entity"
"name=Altr_PFC_0 --bitspersymbol=16"
numInputPorts "7"
numOutputPorts "11"
error51bit "0"
}
Block {
BlockType Constant
Name "Constant"
Position [475, 213, 505, 237]
Value "1"
VectorParams1D on
SamplingMode "Sample based"
OutDataTypeMode "Inherit from 'Constant value'"
OutDataType "sfix(16)"
ConRadixGroup "Use specified scaling"
OutScaling "2^0"
SampleTime "clock1"
FramePeriod "inf"
}
Block {
BlockType Constant
Name "Constant1"
Position [475, 318, 505, 342]
Value "0"
VectorParams1D on
SamplingMode "Sample based"
OutDataTypeMode "Inherit from 'Constant value'"
OutDataType "sfix(16)"
ConRadixGroup "Use specified scaling"
OutScaling "2^0"
SampleTime "clock1"
FramePeriod "inf"
}
Block {
BlockType Constant
Name "Constant3"
Position [1450, 303, 1480, 327]
Value "1"
VectorParams1D on
SamplingMode "Sample based"
OutDataTypeMode "Inherit from 'Constant value'"
OutDataType "sfix(16)"
ConRadixGroup "Use specified scaling"
OutScaling "2^0"
SampleTime "clock1"
FramePeriod "inf"
}
Block {
BlockType Reference
Name "Delay"
Ports [1, 1]
Position [270, 117, 305, 153]
Orientation "left"
SourceBlock "dspsigops/Delay"
SourceType "Delay"
dly_unit "Samples"
delay "1"
ic_detail off
dif_ic_for_ch off
dif_ic_for_dly off
ic "0"
reset_popup "None"
}
Block {
BlockType Reference
Name "Downsample"
Ports [1, 1]
Position [350, 118, 380, 152]
SourceBlock "dspsigops/Downsample"
SourceType "Downsample"
N "2"
phase "0"
ic "0"
smode "Allow multirate"
fmode "Maintain input frame size"
}
Block {
BlockType Reference
Name "Downsample1"
Ports [1, 1]
Position [2020, 243, 2065, 277]
SourceBlock "dspsigops/Downsample"
SourceType "Downsample"
N "16"
phase "0"
ic "0"
smode "Allow multirate"
fmode "Maintain input frame size"
}
Block {
BlockType Reference
Name "Downsample2"
Ports [1, 1]
Position [210, 118, 240, 152]
Orientation "left"
SourceBlock "dspsigops/Downsample"
SourceType "Downsample"
N "2"
phase "0"
ic "0"
smode "Allow multirate"
fmode "Maintain input frame size"
}
Block {
BlockType Reference
Name "Downsample3"
Ports [1, 1]
Position [2120, 693, 2150, 727]
SourceBlock "dspsigops/Downsample"
SourceType "Downsample"
N "2"
phase "0"
ic "0"
smode "Allow multirate"
fmode "Maintain input frame size"
Port {
PortNumber 1
Name "I_outd"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -