📄 soundsample.fit.eqn
字号:
--Port A Input: Registered, Port A Output: Un-registered
F1_ram_block1a27_PORT_A_data_in = D1_datain[3];
F1_ram_block1a27_PORT_A_data_in_reg = DFFE(F1_ram_block1a27_PORT_A_data_in, F1_ram_block1a27_clock_0, , , F1_ram_block1a27_clock_enable_0);
F1_ram_block1a27_PORT_A_address = BUS(C1_CQI[0], C1_CQI[1], C1_CQI[2], C1_CQI[3], C1_CQI[4], C1_CQI[5], C1_CQI[6], C1_CQI[7], C1_CQI[8], C1_CQI[9], C1_CQI[10], C1_CQI[11]);
F1_ram_block1a27_PORT_A_address_reg = DFFE(F1_ram_block1a27_PORT_A_address, F1_ram_block1a27_clock_0, , , F1_ram_block1a27_clock_enable_0);
F1_ram_block1a27_PORT_A_write_enable = G1_w_anode250w[2];
F1_ram_block1a27_PORT_A_write_enable_reg = DFFE(F1_ram_block1a27_PORT_A_write_enable, F1_ram_block1a27_clock_0, , , F1_ram_block1a27_clock_enable_0);
F1_ram_block1a27_clock_0 = GLOBAL(C1L1);
F1_ram_block1a27_clock_enable_0 = G1L12;
F1_ram_block1a27_PORT_A_data_out = MEMORY(F1_ram_block1a27_PORT_A_data_in_reg, , F1_ram_block1a27_PORT_A_address_reg, , F1_ram_block1a27_PORT_A_write_enable_reg, , , , F1_ram_block1a27_clock_0, , F1_ram_block1a27_clock_enable_0, , , );
F1_ram_block1a27 = F1_ram_block1a27_PORT_A_data_out[0];
--H1L8 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|mux_2bb:mux2|result_node[3]~361 at LC_X26_Y8_N3
--operation mode is normal
H1L8 = H1L7 & (F1_ram_block1a27 # !F1_address_reg_a[0]) # !H1L7 & F1_ram_block1a11 & F1_address_reg_a[0];
--F1_ram_block1a18 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|ram_block1a18 at M4K_X19_Y10
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
F1_ram_block1a18_PORT_A_data_in = D1_datain[2];
F1_ram_block1a18_PORT_A_data_in_reg = DFFE(F1_ram_block1a18_PORT_A_data_in, F1_ram_block1a18_clock_0, , , F1_ram_block1a18_clock_enable_0);
F1_ram_block1a18_PORT_A_address = BUS(C1_CQI[0], C1_CQI[1], C1_CQI[2], C1_CQI[3], C1_CQI[4], C1_CQI[5], C1_CQI[6], C1_CQI[7], C1_CQI[8], C1_CQI[9], C1_CQI[10], C1_CQI[11]);
F1_ram_block1a18_PORT_A_address_reg = DFFE(F1_ram_block1a18_PORT_A_address, F1_ram_block1a18_clock_0, , , F1_ram_block1a18_clock_enable_0);
F1_ram_block1a18_PORT_A_write_enable = G1_w_anode242w[2];
F1_ram_block1a18_PORT_A_write_enable_reg = DFFE(F1_ram_block1a18_PORT_A_write_enable, F1_ram_block1a18_clock_0, , , F1_ram_block1a18_clock_enable_0);
F1_ram_block1a18_clock_0 = GLOBAL(C1L1);
F1_ram_block1a18_clock_enable_0 = G1L9;
F1_ram_block1a18_PORT_A_data_out = MEMORY(F1_ram_block1a18_PORT_A_data_in_reg, , F1_ram_block1a18_PORT_A_address_reg, , F1_ram_block1a18_PORT_A_write_enable_reg, , , , F1_ram_block1a18_clock_0, , F1_ram_block1a18_clock_enable_0, , , );
F1_ram_block1a18 = F1_ram_block1a18_PORT_A_data_out[0];
--F1_ram_block1a10 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|ram_block1a10 at M4K_X33_Y13
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
F1_ram_block1a10_PORT_A_data_in = D1_datain[2];
F1_ram_block1a10_PORT_A_data_in_reg = DFFE(F1_ram_block1a10_PORT_A_data_in, F1_ram_block1a10_clock_0, , , F1_ram_block1a10_clock_enable_0);
F1_ram_block1a10_PORT_A_address = BUS(C1_CQI[0], C1_CQI[1], C1_CQI[2], C1_CQI[3], C1_CQI[4], C1_CQI[5], C1_CQI[6], C1_CQI[7], C1_CQI[8], C1_CQI[9], C1_CQI[10], C1_CQI[11]);
F1_ram_block1a10_PORT_A_address_reg = DFFE(F1_ram_block1a10_PORT_A_address, F1_ram_block1a10_clock_0, , , F1_ram_block1a10_clock_enable_0);
F1_ram_block1a10_PORT_A_write_enable = G1_w_anode234w[2];
F1_ram_block1a10_PORT_A_write_enable_reg = DFFE(F1_ram_block1a10_PORT_A_write_enable, F1_ram_block1a10_clock_0, , , F1_ram_block1a10_clock_enable_0);
F1_ram_block1a10_clock_0 = GLOBAL(C1L1);
F1_ram_block1a10_clock_enable_0 = G1L6;
F1_ram_block1a10_PORT_A_data_out = MEMORY(F1_ram_block1a10_PORT_A_data_in_reg, , F1_ram_block1a10_PORT_A_address_reg, , F1_ram_block1a10_PORT_A_write_enable_reg, , , , F1_ram_block1a10_clock_0, , F1_ram_block1a10_clock_enable_0, , , );
F1_ram_block1a10 = F1_ram_block1a10_PORT_A_data_out[0];
--F1_ram_block1a2 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|ram_block1a2 at M4K_X33_Y7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
F1_ram_block1a2_PORT_A_data_in = D1_datain[2];
F1_ram_block1a2_PORT_A_data_in_reg = DFFE(F1_ram_block1a2_PORT_A_data_in, F1_ram_block1a2_clock_0, , , F1_ram_block1a2_clock_enable_0);
F1_ram_block1a2_PORT_A_address = BUS(C1_CQI[0], C1_CQI[1], C1_CQI[2], C1_CQI[3], C1_CQI[4], C1_CQI[5], C1_CQI[6], C1_CQI[7], C1_CQI[8], C1_CQI[9], C1_CQI[10], C1_CQI[11]);
F1_ram_block1a2_PORT_A_address_reg = DFFE(F1_ram_block1a2_PORT_A_address, F1_ram_block1a2_clock_0, , , F1_ram_block1a2_clock_enable_0);
F1_ram_block1a2_PORT_A_write_enable = G1_w_anode221w[2];
F1_ram_block1a2_PORT_A_write_enable_reg = DFFE(F1_ram_block1a2_PORT_A_write_enable, F1_ram_block1a2_clock_0, , , F1_ram_block1a2_clock_enable_0);
F1_ram_block1a2_clock_0 = GLOBAL(C1L1);
F1_ram_block1a2_clock_enable_0 = G1L3;
F1_ram_block1a2_PORT_A_data_out = MEMORY(F1_ram_block1a2_PORT_A_data_in_reg, , F1_ram_block1a2_PORT_A_address_reg, , F1_ram_block1a2_PORT_A_write_enable_reg, , , , F1_ram_block1a2_clock_0, , F1_ram_block1a2_clock_enable_0, , , );
F1_ram_block1a2 = F1_ram_block1a2_PORT_A_data_out[0];
--H1L5 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|mux_2bb:mux2|result_node[2]~362 at LC_X26_Y8_N1
--operation mode is normal
H1L5 = F1_address_reg_a[0] & (F1_ram_block1a10 # F1_address_reg_a[1]) # !F1_address_reg_a[0] & (!F1_address_reg_a[1] & F1_ram_block1a2);
--F1_ram_block1a26 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|ram_block1a26 at M4K_X19_Y4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
F1_ram_block1a26_PORT_A_data_in = D1_datain[2];
F1_ram_block1a26_PORT_A_data_in_reg = DFFE(F1_ram_block1a26_PORT_A_data_in, F1_ram_block1a26_clock_0, , , F1_ram_block1a26_clock_enable_0);
F1_ram_block1a26_PORT_A_address = BUS(C1_CQI[0], C1_CQI[1], C1_CQI[2], C1_CQI[3], C1_CQI[4], C1_CQI[5], C1_CQI[6], C1_CQI[7], C1_CQI[8], C1_CQI[9], C1_CQI[10], C1_CQI[11]);
F1_ram_block1a26_PORT_A_address_reg = DFFE(F1_ram_block1a26_PORT_A_address, F1_ram_block1a26_clock_0, , , F1_ram_block1a26_clock_enable_0);
F1_ram_block1a26_PORT_A_write_enable = G1_w_anode250w[2];
F1_ram_block1a26_PORT_A_write_enable_reg = DFFE(F1_ram_block1a26_PORT_A_write_enable, F1_ram_block1a26_clock_0, , , F1_ram_block1a26_clock_enable_0);
F1_ram_block1a26_clock_0 = GLOBAL(C1L1);
F1_ram_block1a26_clock_enable_0 = G1L12;
F1_ram_block1a26_PORT_A_data_out = MEMORY(F1_ram_block1a26_PORT_A_data_in_reg, , F1_ram_block1a26_PORT_A_address_reg, , F1_ram_block1a26_PORT_A_write_enable_reg, , , , F1_ram_block1a26_clock_0, , F1_ram_block1a26_clock_enable_0, , , );
F1_ram_block1a26 = F1_ram_block1a26_PORT_A_data_out[0];
--H1L6 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|mux_2bb:mux2|result_node[2]~363 at LC_X26_Y8_N7
--operation mode is normal
H1L6 = H1L5 & (F1_ram_block1a26 # !F1_address_reg_a[1]) # !H1L5 & F1_address_reg_a[1] & (F1_ram_block1a18);
--F1_ram_block1a9 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|ram_block1a9 at M4K_X33_Y10
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
F1_ram_block1a9_PORT_A_data_in = D1_datain[1];
F1_ram_block1a9_PORT_A_data_in_reg = DFFE(F1_ram_block1a9_PORT_A_data_in, F1_ram_block1a9_clock_0, , , F1_ram_block1a9_clock_enable_0);
F1_ram_block1a9_PORT_A_address = BUS(C1_CQI[0], C1_CQI[1], C1_CQI[2], C1_CQI[3], C1_CQI[4], C1_CQI[5], C1_CQI[6], C1_CQI[7], C1_CQI[8], C1_CQI[9], C1_CQI[10], C1_CQI[11]);
F1_ram_block1a9_PORT_A_address_reg = DFFE(F1_ram_block1a9_PORT_A_address, F1_ram_block1a9_clock_0, , , F1_ram_block1a9_clock_enable_0);
F1_ram_block1a9_PORT_A_write_enable = G1_w_anode234w[2];
F1_ram_block1a9_PORT_A_write_enable_reg = DFFE(F1_ram_block1a9_PORT_A_write_enable, F1_ram_block1a9_clock_0, , , F1_ram_block1a9_clock_enable_0);
F1_ram_block1a9_clock_0 = GLOBAL(C1L1);
F1_ram_block1a9_clock_enable_0 = G1L6;
F1_ram_block1a9_PORT_A_data_out = MEMORY(F1_ram_block1a9_PORT_A_data_in_reg, , F1_ram_block1a9_PORT_A_address_reg, , F1_ram_block1a9_PORT_A_write_enable_reg, , , , F1_ram_block1a9_clock_0, , F1_ram_block1a9_clock_enable_0, , , );
F1_ram_block1a9 = F1_ram_block1a9_PORT_A_data_out[0];
--F1_ram_block1a17 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|ram_block1a17 at M4K_X33_Y16
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
F1_ram_block1a17_PORT_A_data_in = D1_datain[1];
F1_ram_block1a17_PORT_A_data_in_reg = DFFE(F1_ram_block1a17_PORT_A_data_in, F1_ram_block1a17_clock_0, , , F1_ram_block1a17_clock_enable_0);
F1_ram_block1a17_PORT_A_address = BUS(C1_CQI[0], C1_CQI[1], C1_CQI[2], C1_CQI[3], C1_CQI[4], C1_CQI[5], C1_CQI[6], C1_CQI[7], C1_CQI[8], C1_CQI[9], C1_CQI[10], C1_CQI[11]);
F1_ram_block1a17_PORT_A_address_reg = DFFE(F1_ram_block1a17_PORT_A_address, F1_ram_block1a17_clock_0, , , F1_ram_block1a17_clock_enable_0);
F1_ram_block1a17_PORT_A_write_enable = G1_w_anode242w[2];
F1_ram_block1a17_PORT_A_write_enable_reg = DFFE(F1_ram_block1a17_PORT_A_write_enable, F1_ram_block1a17_clock_0, , , F1_ram_block1a17_clock_enable_0);
F1_ram_block1a17_clock_0 = GLOBAL(C1L1);
F1_ram_block1a17_clock_enable_0 = G1L9;
F1_ram_block1a17_PORT_A_data_out = MEMORY(F1_ram_block1a17_PORT_A_data_in_reg, , F1_ram_block1a17_PORT_A_address_reg, , F1_ram_block1a17_PORT_A_write_enable_reg, , , , F1_ram_block1a17_clock_0, , F1_ram_block1a17_clock_enable_0, , , );
F1_ram_block1a17 = F1_ram_block1a17_PORT_A_data_out[0];
--F1_ram_block1a1 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|ram_block1a1 at M4K_X33_Y6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
F1_ram_block1a1_PORT_A_data_in = D1_datain[1];
F1_ram_block1a1_PORT_A_data_in_reg = DFFE(F1_ram_block1a1_PORT_A_data_in, F1_ram_block1a1_clock_0, , , F1_ram_block1a1_clock_enable_0);
F1_ram_block1a1_PORT_A_address = BUS(C1_CQI[0], C1_CQI[1], C1_CQI[2], C1_CQI[3], C1_CQI[4], C1_CQI[5], C1_CQI[6], C1_CQI[7], C1_CQI[8], C1_CQI[9], C1_CQI[10], C1_CQI[11]);
F1_ram_block1a1_PORT_A_address_reg = DFFE(F1_ram_block1a1_PORT_A_address, F1_ram_block1a1_clock_0, , , F1_ram_block1a1_clock_enable_0);
F1_ram_block1a1_PORT_A_write_enable = G1_w_anode221w[2];
F1_ram_block1a1_PORT_A_write_enable_reg = DFFE(F1_ram_block1a1_PORT_A_write_enable, F1_ram_block1a1_clock_0, , , F1_ram_block1a1_clock_enable_0);
F1_ram_block1a1_clock_0 = GLOBAL(C1L1);
F1_ram_block1a1_clock_enable_0 = G1L3;
F1_ram_block1a1_PORT_A_data_out = MEMORY(F1_ram_block1a1_PORT_A_data_in_reg, , F1_ram_block1a1_PORT_A_address_reg, , F1_ram_block1a1_PORT_A_write_enable_reg, , , , F1_ram_block1a1_clock_0, , F1_ram_block1a1_clock_enable_0, , , );
F1_ram_block1a1 = F1_ram_block1a1_PORT_A_data_out[0];
--H1L3 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|mux_2bb:mux2|result_node[1]~364 at LC_X26_Y8_N4
--operation mode is normal
H1L3 = F1_address_reg_a[1] & (F1_ram_block1a17 # F1_address_reg_a[0]) # !F1_address_reg_a[1] & (!F1_address_reg_a[0] & F1_ram_block1a1);
--F1_ram_block1a25 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|ram_block1a25 at M4K_X33_Y18
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
F1_ram_block1a25_PORT_A_data_in = D1_datain[1];
F1_ram_block1a25_PORT_A_data_in_reg = DFFE(F1_ram_block1a25_PORT_A_data_in, F1_ram_block1a25_clock_0, , , F1_ram_block1a25_clock_enable_0);
F1_ram_block1a25_PORT_A_address = BUS(C1_CQI[0], C1_CQI[1], C1_CQI[2], C1_CQI[3], C1_CQI[4], C1_CQI[5], C1_CQI[6], C1_CQI[7], C1_CQI[8], C1_CQI[9], C1_CQI[10], C1_CQI[11]);
F1_ram_block1a25_PORT_A_address_reg = DFFE(F1_ram_block1a25_PORT_A_address, F1_ram_block1a25_clock_0, , , F1_ram_block1a25_clock_enable_0);
F1_ram_block1a25_PORT_A_write_enable = G1_w_anode250w[2];
F1_ram_block1a25_PORT_A_write_enable_reg = DFFE(F1_ram_block1a25_PORT_A_write_enable, F1_ram_block1a25_clock_0, , , F1_ram_block1a25_clock_enable_0);
F1_ram_block1a25_clock_0 = GLOBAL(C1L1);
F1_ram_block1a25_clock_enable_0 = G1L12;
F1_ram_block1a25_PORT_A_data_out = MEMORY(F1_ram_block1a25_PORT_A_data_in_reg, , F1_ram_block1a25_PORT_A_address_reg, , F1_ram_block1a25_PORT_A_write_enable_reg, , , , F1_ram_block1a25_clock_0, , F1_ram_block1a25_clock_enable_0, , , );
F1_ram_block1a25 = F1_ram_block1a25_PORT_A_data_out[0];
--H1L4 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|mux_2bb:mux2|result_node[1]~365 at LC_X35_Y10_N5
--operation mode is normal
H1L4 = F1_address_reg_a[0] & (H1L3 & F1_ram_block1a25 # !H1L3 & (F1_ram_block1a9)) # !F1_address_reg_a[0] & H1L3;
--F1_ram_block1a16 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|ram_block1a16 at M4K_X33_Y11
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
F1_ram_block1a16_PORT_A_data_in = D1_datain[0];
F1_ram_block1a16_PORT_A_data_in_reg = DFFE(F1_ram_block1a16_PORT_A_data_in, F1_ram_block1a16_clock_0, , , F1_ram_block1a16_clock_enable_0);
F1_ram_block1a16_PORT_A_address = BUS(C1_CQI[0], C1_CQI[1], C1_CQI[2], C1_CQI[3], C1_CQI[4], C1_CQI[5], C1_CQI[6], C1_CQI[7], C1_CQI[8], C1_CQI[9], C1_CQI[10], C1_CQI[11]);
F1_ram_block1a16_PORT_A_address_reg = DFFE(F1_ram_block1a16_PORT_A_address, F1_ram_block1a16_clock_0, , , F1_ram_block1a16_clock_enable_0);
F1_ram_block1a16_PORT_A_write_enable = G1_w_anode242w[2];
F1_ram_block1a16_PORT_A_write_enable_reg = DFFE(F1_ram_block1a16_PORT_A_write_enable, F1_ram_block1a16_clock_0, , , F1_ram_block1a16_clock_enable_0);
F1_ram_block1a16_clock_0 = GLOBAL(C1L1);
F1_ram_block1a16_clock_enable_0 = G1L9;
F1_ram_block1a16_PORT_A_data_out = MEMORY(F1_ram_block1a16_PORT_A_data_in_reg, , F1_ram_block1a16_PORT_A_address_reg, , F1_ram_block1a16_PORT_A_write_enable_reg, , , , F1_ram_block1a16_clock_0, , F1_ram_block1a16_clock_enable_0, , , );
F1_ram_block1a16 = F1_ram_block1a16_PORT_A_data_out[0];
--F1_ram_block1a8 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|ram_block1a8 at M4K_X33_Y12
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
F1_ram_block1a8_PORT_A_data_in = D1_datain[0];
F1_ram_block1a8_PORT_A_data_in_reg = DFFE(F1_ram_block1a8_PORT_A_data_in, F1_ram_block1a8_clock_0, , , F1_ram_block1a8_clock_enable_0);
F1_ram_block1a8_PORT_A_address = BUS(C1_CQI[0], C1_CQI[1], C1_CQI[2], C1_CQI[3], C1_CQI[4], C1_CQI[5], C1_CQI[6], C1_CQI[7], C1_CQI[8], C1_CQI[9], C1_CQI[10], C1_CQI[11]);
F1_ram_block1a8_PORT_A_address_reg = DFFE(F1_ram_block1a8_PORT_A_address, F1_ram_block1a8_clock_0, , , F1_ram_block1a8_clock_enable_0);
F1_ram_block1a8_PORT_A_write_enable = G1_w_anode234w[2];
F1_ram_block1a8_PORT_A_write_enable_reg = DFFE(F1_ram_block1a8_PORT_A_write_enable, F1_ram_block1a8_clock_0, , , F1_ram_block1a8_clock_enable_0);
F1_ram_block1a8_clock_0 = GLOBAL(C1L1);
F1_ram_block1a8_clock_enable_0 = G1L6;
F1_ram_block1a8_PORT_A_data_out = MEMORY(F1_ram_block1a8_PORT_A_data_in_reg, , F1_ram_block1a8_PORT_A_address_reg, , F1_ram_block1a8_PORT_A_write_enable_reg, , , , F1_ram_block1a8_clock_0, , F1_ram_block1a8_clock_enable_0, , , );
F1_ram_block1a8 = F1_ram_block1a8_PORT_A_data_out[0];
--F1_ram_block1a0 is soundram:inst|altsyncram:altsyncram_component|altsyncram_i041:auto_generated|ram_block1a0 at M4K_X33_Y8
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
F1_ram_block1a0_PORT_A_data_in = D1_datain[0];
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -