📄 d__program_fpga_software_modelsim_xilinx_lib_unisims_ver__info
字号:
dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 6795V[I@;f3Ac5zH5ciBS;JMO=1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@b@u@f@g@m@u@x_@v@i@r@t@e@x4vBUFGPI`h1__@a9S]F]WQ8m<oVnj0VRKITZ3IZID`[3NcL1RARk1dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 6832VRKITZ3IZID`[3NcL1RARk1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@b@u@f@g@pvBUFIOI^6j1eBa7ND;:_WPiI7j5Y0V3KmGR29Uc1HOHi876JBA:0dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 6865V3KmGR29Uc1HOHi876JBA:0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@b@u@f@i@ovBUFRI0;lS[3dTok@:J7VNLm]S`3VUolTEdnIz>SJLR9f8GYQH0dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 6903VUolTEdnIz>SJLR9f8GYQH0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@b@u@f@rvBUFTI^=Jf<>EZXD_9kk@FTPg8S2VI]JP3`md6YDSJV]PGD;C=2dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7077VI]JP3`md6YDSJV]PGD;C=2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@b@u@f@tvCAPTURE_FPGACOREI>iD6o49TBTA6<M01FG@k]0V2acl7c]`5mfbSRZd`Da[n3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7112V2acl7c]`5mfbSRZd`Da[n3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@a@p@t@u@r@e_@f@p@g@a@c@o@r@evCAPTURE_SPARTAN2IBDkSX0CCB<??n__N1BZ:B3Vc=]oBR:?5aCS0l5kQ`kZ_3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7143Vc=]oBR:?5aCS0l5kQ`kZ_3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@a@p@t@u@r@e_@s@p@a@r@t@a@n2vCAPTURE_SPARTAN3I05goA9Rf5ko_AP]Qe4Nz_2VGI@g<8=eSB[5E3VXZRz2k3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7175VGI@g<8=eSB[5E3VXZRz2k3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3vCAPTURE_SPARTAN3AIESk2nN>N19CBKX^eRWjln3Vclbn10P]7PiK99e6Il@U22dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7204Vclbn10P]7PiK99e6Il@U22OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3@avCAPTURE_VIRTEXIIlk]1b^C^:8QZ99hWHKMQ1VW[nTZhLnTJZJ_ZEF1[[l90dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7235VW[nTZhLnTJZJ_ZEF1[[l90OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@a@p@t@u@r@e_@v@i@r@t@e@xvCAPTURE_VIRTEX2I?nJ^@QXMX5QCGK675:kK;2VGka<RW=NhWlC8LH^BU`2>2dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7267VGka<RW=NhWlC8LH^BU`2>2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@a@p@t@u@r@e_@v@i@r@t@e@x2vCAPTURE_VIRTEX4IT9R;kXgB>`cIc21B[NR=e0VYzY[dH:_hYKE^1nCScG;S2dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7299VYzY[dH:_hYKE^1nCScG;S2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@a@p@t@u@r@e_@v@i@r@t@e@x4vCAPTURE_VIRTEX5I8BVBBRfdGV5z0UcQ2RFb]0V`6D0OY[:EAQeOe`m`nDoj2dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7326V`6D0OY[:EAQeOe`m`nDoj2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@a@p@t@u@r@e_@v@i@r@t@e@x5vCARRY4Ihg5X<`WiINSKb:CD;X<<:1VnIn8H`T:HRf84CZY;81OT0dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7366VnIn8H`T:HRf84CZY;81OT0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@a@r@r@y4vCFGLUT5Ic<jZBogcF7l<UA4I`GW<=3V^3A3o0k9ZOm9cD217Z]0J3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7423V^3A3o0k9ZOm9cD217Z]0J3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@f@g@l@u@t5vCLKDLLI<@0i4ol`]Tm5FJzVh35FZ3VI2FK;T?]m5VeM^52UI93H0dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7482VI2FK;T?]m5VeM^52UI93H0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@l@k@d@l@lvclkdll_maximum_period_checkINFjBb3ASN]BmD0_Of]T9W2VV1GIkjR;1<laGWe8YS5dL0dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7906VV1GIkjR;1<laGWe8YS5dL0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vervCLKDLLEIOiC3K6PANz`<KVV02Hj;o0V[RGYf1`E8UN;KzL?O3f5>3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 7954V[RGYf1`E8UN;KzL?O3f5>3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@l@k@d@l@l@evclkdlle_maximum_period_checkIMoXNdU1FR3PNTglbm0:OD1VULVA>mW2M6ET?]j;d5b?T0dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 8405VULVA>mW2M6ET?]j;d5b?T0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vervCLKDLLHFI8i_8Oh;gl?MA_44:6=JKz0Vhfnfoj0hWzCW0DF]j5>^12dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 8453Vhfnfoj0hWzCW0DF]j5>^12OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@l@k@d@l@l@h@fvclkdllhf_maximum_period_checkI8FdH:jNd8aYcOIhFV?T?M3Vb^L2I:aHAJ[Y:njXLJdlb2dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 8852Vb^L2I:aHAJ[Y:njXLJdlb2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vervCONFIGIf?n6iJ<1=CZBWL^N8dm8U2VJQOI_47>oS91WlB[]@7n;1dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 8897VJQOI_47>oS91WlB[]@7n;1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@o@n@f@i@gvCRC32IBBNEM3jKk=PmKB7hgZzmB3VD?CK4Y4ER3o<:`=DQNTj:1dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 8931VD?CK4Y4ER3o<:`=DQNTj:1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@r@c32vCRC64Ib>[FoIkacP@ff=SQmF[MI1VTez^ko>`TaA5CTTJ8@j=Z0dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 9157VTez^ko>`TaA5CTTJ8@j=Z0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@c@r@c64vDCC_FPGACOREIaNh4L04Sb_a=QUieMRh;z1VDgA8P?P_e0SkRIF=3GNWT2dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 22VDgA8P?P_e0SkRIF=3GNWT2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@d@c@c_@f@p@g@a@c@o@r@evDCC_FPGACORE_SWIFTIDEbjn?=E`Alj^Ya_G>h@n1V5]82SdXYJgA94SH23ToN_1dC:\Documents and Settings\userw1212132283FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SmartWrapper_source.vL0 3V5]82SdXYJgA94SH23ToN_1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@d@c@c_@f@p@g@a@c@o@r@e_@s@w@i@f@tvDCC_FPGACORE_SWIFT_BITIm:<aQl0>ETa=7[XU?izzV3VEkOT`5Kf0D2_LfZ0^Z`[h2dC:\Documents and Settings\userw1212132283FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SmartWrapper_source.vL0 144VEkOT`5Kf0D2_LfZ0^Z`[h2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@d@c@c_@f@p@g@a@c@o@r@e_@s@w@i@f@t_@b@i@tvDCIRESETI:C18]VMU4@f`kRj3?:_Ig3VOEcc[kY0mAiS6A_CUP_UJ3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 9446VOEcc[kY0mAiS6A_CUP_UJ3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@d@c@i@r@e@s@e@tvDCMI<Q0TCU`B]alQa`I36E9B30VIAI1USS<Ff3Y8N5afU;DQ2dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 9516VIAI1USS<Ff3Y8N5afU;DQ2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@d@c@mvDCM_ADVIZ0akN<0H7>fgK3GWb7UaO2V:^DCH0>m8bU0BYc2LzLkR1dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 11042V:^DCH0>m8bU0BYc2LzLkR1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@d@c@m_@a@d@vvdcm_adv_clock_divide_by_2I[j>>nClli9lWe?YfR^UH02V;HC<7z;UY>CDLS>eJ6a=J3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 12507V;HC<7z;UY>CDLS>eJ6a=J3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vervdcm_adv_clock_lostIKdcoRY81S@N>H=_RSKTSL3VAR`8lfA;@46R3<Gh7Wo>l0dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 12571VAR`8lfA;@46R3<Gh7Wo>l0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vervdcm_adv_maximum_period_checkIFB7g>ET0[b>A_]lZVF1bT2V^A:^l8N7zXdz<Qno3<kz30dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 12547V^A:^l8N7zXdz<Qno3<kz30OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vervDCM_BASEIX>K0P?H4BMLX6zNSC6g4;3VCNZVb@hfI>;<@P^dJOzH72dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 12700VCNZVb@hfI>;<@P^dJOzH72OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@d@c@m_@b@a@s@evdcm_clock_divide_by_2IKj4O1>GSczOz4gM_2Fz5j0VJgTmQ7aUZXjAFmED;SD[23dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 10806VJgTmQ7aUZXjAFmED;SD[23OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vervdcm_clock_lostIo?@J^mMoS8>g2`i3:YAXZ3VXgof>MDQX`a1jZCg^XIGB3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 10869VXgof>MDQX`a1jZCg^XIGB3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vervdcm_maximum_period_checkIdZK:B3[IZ:edimRo^AhGH0V0=VW63:U0EIfgXQh58g:G3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 10847V0=VW63:U0EIfgXQh58g:G3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vervDCM_PSI;m4?<gBNd`OR6SBjzMFzn3VRZ3gnJK8PFOFO5mfIb05:3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 12838VRZ3gnJK8PFOFO5mfIb05:3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@d@c@m_@p@svDCM_SPIMFoWYE=Y?nMEQfAgnoWQJ0V8ami97Q1<AFbl>AZg5L2i3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 12988V8ami97Q1<AFbl>AZg5L2i3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@d@c@m_@s@pvdcm_sp_clock_divide_by_2IS00E9UcQiP4;d<g;SQ@?P3V1fo^SUQn]?IPj1WDInozZ3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 14033V1fo^SUQn]?IPj1WDInozZ3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vervdcm_sp_clock_lostIfnGlVGJWcYg<daGJ<Z0[43VGfWYcazaKDO6c>M]cUcV30dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 14098⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -