frequency.map.eqn

这个程序是基于等精度测频原理的频率计

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L3Q is alarm0~reg0
--operation mode is normal

A1L3Q_lut_out = A1L3Q # !A1L2;
A1L3Q = DFFEAS(A1L3Q_lut_out, clk, VCC, , , , , start, );


--A1L5Q is alarm1~reg0
--operation mode is normal

A1L5Q_lut_out = en1 & (q2[14] & A1L98) # !en1 & A1L5Q;
A1L5Q = DFFEAS(A1L5Q_lut_out, clk, VCC, , , , , start, );


--A1L75Q is dian[1]~reg0
--operation mode is normal

A1L75Q_lut_out = !start & (A1L71 # A1L75Q & A1L74);
A1L75Q = DFFEAS(A1L75Q_lut_out, clk, VCC, , , , , , );


--A1L77Q is dian[2]~reg0
--operation mode is normal

A1L77Q_lut_out = en1 & A1L77Q # !en1 & (A1L83 & (A1L82) # !A1L83 & A1L77Q);
A1L77Q = DFFEAS(A1L77Q_lut_out, clk, VCC, , , , , start, );


--A1L79Q is dian[3]~reg0
--operation mode is normal

A1L79Q_lut_out = en1 & A1L79Q # !en1 & (A1L83 & (A1L86) # !A1L83 & A1L79Q);
A1L79Q = DFFEAS(A1L79Q_lut_out, clk, VCC, , , , , start, );


--A1L39Q is data1[0]~reg0
--operation mode is normal

A1L39Q_lut_out = data0[0] & (!A1L94 # !A1L256);
A1L39Q = DFFEAS(A1L39Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L41Q is data1[1]~reg0
--operation mode is normal

A1L41Q_lut_out = data0[1] & (!A1L94 # !A1L256);
A1L41Q = DFFEAS(A1L41Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L43Q is data1[2]~reg0
--operation mode is normal

A1L43Q_lut_out = data0[2] & (!A1L94 # !A1L256);
A1L43Q = DFFEAS(A1L43Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L45Q is data1[3]~reg0
--operation mode is normal

A1L45Q_lut_out = data0[3] # A1L256 & A1L94;
A1L45Q = DFFEAS(A1L45Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L47Q is data1[4]~reg0
--operation mode is normal

A1L47Q_lut_out = data0[4] & (!A1L94 # !A1L256);
A1L47Q = DFFEAS(A1L47Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L49Q is data1[5]~reg0
--operation mode is normal

A1L49Q_lut_out = data0[5] # A1L256 & A1L94;
A1L49Q = DFFEAS(A1L49Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L51Q is data1[6]~reg0
--operation mode is normal

A1L51Q_lut_out = data0[6] # A1L256 & A1L94;
A1L51Q = DFFEAS(A1L51Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L53Q is data1[7]~reg0
--operation mode is normal

A1L53Q_lut_out = data0[7] # A1L256 & A1L94;
A1L53Q = DFFEAS(A1L53Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L55Q is data1[8]~reg0
--operation mode is normal

A1L55Q_lut_out = data0[8] # A1L256 & A1L94;
A1L55Q = DFFEAS(A1L55Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L57Q is data1[9]~reg0
--operation mode is normal

A1L57Q_lut_out = data0[9] # A1L256 & A1L94;
A1L57Q = DFFEAS(A1L57Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L59Q is data1[10]~reg0
--operation mode is normal

A1L59Q_lut_out = data0[10] & (!A1L94 # !A1L256);
A1L59Q = DFFEAS(A1L59Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L61Q is data1[11]~reg0
--operation mode is normal

A1L61Q_lut_out = data0[11] & (!A1L94 # !A1L256);
A1L61Q = DFFEAS(A1L61Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L63Q is data1[12]~reg0
--operation mode is normal

A1L63Q_lut_out = data0[12] & (!A1L94 # !A1L256);
A1L63Q = DFFEAS(A1L63Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L66Q is data1[13]~reg0
--operation mode is normal

A1L66Q_lut_out = data0[13] & (!A1L94 # !A1L256);
A1L66Q = DFFEAS(A1L66Q_lut_out, clk, VCC, , A1L38, , , , );


--A1L90 is LessThan~1517
--operation mode is normal

A1L90_carry_eqn = A1L109;
A1L90 = qqq[27] & qq[27] & A1L90_carry_eqn # !qqq[27] & (qq[27] # A1L90_carry_eqn);


--en1 is en1
--operation mode is normal

en1_lut_out = en & (!start);
en1 = DFFEAS(en1_lut_out, tclk, VCC, , , , , , );


--q1[13] is q1[13]
--operation mode is normal

q1[13]_carry_eqn = A1L181;
q1[13]_lut_out = q1[13] $ (q1[13]_carry_eqn);
q1[13] = DFFEAS(q1[13]_lut_out, tclk, VCC, , , , , start, );


--q1[12] is q1[12]
--operation mode is arithmetic

q1[12]_carry_eqn = A1L179;
q1[12]_lut_out = q1[12] $ (!q1[12]_carry_eqn);
q1[12] = DFFEAS(q1[12]_lut_out, tclk, VCC, , , , , start, );

--A1L181 is q1[12]~459
--operation mode is arithmetic

A1L181 = CARRY(q1[12] & (!A1L179));


--q1[10] is q1[10]
--operation mode is arithmetic

q1[10]_carry_eqn = A1L175;
q1[10]_lut_out = q1[10] $ (!q1[10]_carry_eqn);
q1[10] = DFFEAS(q1[10]_lut_out, tclk, VCC, , , , , start, );

--A1L177 is q1[10]~463
--operation mode is arithmetic

A1L177 = CARRY(q1[10] & (!A1L175));


--q1[11] is q1[11]
--operation mode is arithmetic

q1[11]_carry_eqn = A1L177;
q1[11]_lut_out = q1[11] $ (q1[11]_carry_eqn);
q1[11] = DFFEAS(q1[11]_lut_out, tclk, VCC, , , , , start, );

--A1L179 is q1[11]~467
--operation mode is arithmetic

A1L179 = CARRY(!A1L177 # !q1[11]);


--A1L255 is qq[16]~943
--operation mode is normal

A1L255 = !q1[13] & !q1[12] & !q1[10] & !q1[11];


--q1[3] is q1[3]
--operation mode is arithmetic

q1[3]_carry_eqn = A1L161;
q1[3]_lut_out = q1[3] $ (q1[3]_carry_eqn);
q1[3] = DFFEAS(q1[3]_lut_out, tclk, VCC, , , , , start, );

--A1L163 is q1[3]~471
--operation mode is arithmetic

A1L163 = CARRY(!A1L161 # !q1[3]);


--q1[4] is q1[4]
--operation mode is arithmetic

q1[4]_carry_eqn = A1L163;
q1[4]_lut_out = q1[4] $ (!q1[4]_carry_eqn);
q1[4] = DFFEAS(q1[4]_lut_out, tclk, VCC, , , , , start, );

--A1L165 is q1[4]~475
--operation mode is arithmetic

A1L165 = CARRY(q1[4] & (!A1L163));


--q1[8] is q1[8]
--operation mode is arithmetic

q1[8]_carry_eqn = A1L171;
q1[8]_lut_out = q1[8] $ (!q1[8]_carry_eqn);
q1[8] = DFFEAS(q1[8]_lut_out, tclk, VCC, , , , , start, );

--A1L173 is q1[8]~479
--operation mode is arithmetic

A1L173 = CARRY(q1[8] & (!A1L171));


--q1[9] is q1[9]
--operation mode is arithmetic

q1[9]_carry_eqn = A1L173;
q1[9]_lut_out = q1[9] $ (q1[9]_carry_eqn);
q1[9] = DFFEAS(q1[9]_lut_out, tclk, VCC, , , , , start, );

--A1L175 is q1[9]~483
--operation mode is arithmetic

A1L175 = CARRY(!A1L173 # !q1[9]);


--A1L91 is LessThan~1522
--operation mode is normal

A1L91 = !q1[3] & !q1[4] # !q1[9] # !q1[8];


--q1[7] is q1[7]
--operation mode is arithmetic

q1[7]_carry_eqn = A1L169;
q1[7]_lut_out = q1[7] $ (q1[7]_carry_eqn);
q1[7] = DFFEAS(q1[7]_lut_out, tclk, VCC, , , , , start, );

--A1L171 is q1[7]~487
--operation mode is arithmetic

A1L171 = CARRY(!A1L169 # !q1[7]);


--q1[5] is q1[5]
--operation mode is arithmetic

q1[5]_carry_eqn = A1L165;
q1[5]_lut_out = q1[5] $ (q1[5]_carry_eqn);
q1[5] = DFFEAS(q1[5]_lut_out, tclk, VCC, , , , , start, );

--A1L167 is q1[5]~491
--operation mode is arithmetic

A1L167 = CARRY(!A1L165 # !q1[5]);


--q1[6] is q1[6]
--operation mode is arithmetic

q1[6]_carry_eqn = A1L167;
q1[6]_lut_out = q1[6] $ (!q1[6]_carry_eqn);
q1[6] = DFFEAS(q1[6]_lut_out, tclk, VCC, , , , , start, );

--A1L169 is q1[6]~495
--operation mode is arithmetic

A1L169 = CARRY(q1[6] & (!A1L167));


--D4L2 is lpm_mult:mult_rtl_3|multcore:mult_core|_~4007
--operation mode is normal

D4L2 = q1[5] & q1[6];


--A1L256 is qq[16]~944
--operation mode is normal

A1L256 = A1L255 & (A1L91 # !D4L2 # !q1[7]);


--data0[13] is data0[13]
--operation mode is normal

data0[13]_carry_eqn = A1L33;
data0[13]_lut_out = data0[13] $ (data0[13]_carry_eqn);
data0[13] = DFFEAS(data0[13]_lut_out, clk, VCC, , A1L259, , , start, );


--data0[11] is data0[11]
--operation mode is arithmetic

data0[11]_carry_eqn = A1L29;
data0[11]_lut_out = data0[11] $ (data0[11]_carry_eqn);
data0[11] = DFFEAS(data0[11]_lut_out, clk, VCC, , A1L259, , , start, );

--A1L31 is data0[11]~361
--operation mode is arithmetic

A1L31 = CARRY(!A1L29 # !data0[11]);


--data0[12] is data0[12]
--operation mode is arithmetic

data0[12]_carry_eqn = A1L31;
data0[12]_lut_out = data0[12] $ (!data0[12]_carry_eqn);
data0[12] = DFFEAS(data0[12]_lut_out, clk, VCC, , A1L259, , , start, );

--A1L33 is data0[12]~365
--operation mode is arithmetic

A1L33 = CARRY(data0[12] & (!A1L31));


--data0[8] is data0[8]
--operation mode is arithmetic

data0[8]_carry_eqn = A1L23;
data0[8]_lut_out = data0[8] $ (!data0[8]_carry_eqn);
data0[8] = DFFEAS(data0[8]_lut_out, clk, VCC, , A1L259, , , start, );

--A1L25 is data0[8]~369
--operation mode is arithmetic

A1L25 = CARRY(data0[8] & (!A1L23));


--data0[9] is data0[9]
--operation mode is arithmetic

data0[9]_carry_eqn = A1L25;
data0[9]_lut_out = data0[9] $ (data0[9]_carry_eqn);
data0[9] = DFFEAS(data0[9]_lut_out, clk, VCC, , A1L259, , , start, );

--A1L27 is data0[9]~373
--operation mode is arithmetic

A1L27 = CARRY(!A1L25 # !data0[9]);


--data0[10] is data0[10]
--operation mode is arithmetic

data0[10]_carry_eqn = A1L27;
data0[10]_lut_out = data0[10] $ (!data0[10]_carry_eqn);
data0[10] = DFFEAS(data0[10]_lut_out, clk, VCC, , A1L259, , , start, );

--A1L29 is data0[10]~377
--operation mode is arithmetic

A1L29 = CARRY(data0[10] & (!A1L27));


--data0[4] is data0[4]
--operation mode is arithmetic

data0[4]_carry_eqn = A1L15;
data0[4]_lut_out = data0[4] $ (!data0[4]_carry_eqn);
data0[4] = DFFEAS(data0[4]_lut_out, clk, VCC, , A1L259, , , start, );

--A1L17 is data0[4]~381
--operation mode is arithmetic

A1L17 = CARRY(data0[4] & (!A1L15));


--data0[5] is data0[5]
--operation mode is arithmetic

data0[5]_carry_eqn = A1L17;
data0[5]_lut_out = data0[5] $ (data0[5]_carry_eqn);
data0[5] = DFFEAS(data0[5]_lut_out, clk, VCC, , A1L259, , , start, );

--A1L19 is data0[5]~385
--operation mode is arithmetic

A1L19 = CARRY(!A1L17 # !data0[5]);


--data0[6] is data0[6]
--operation mode is arithmetic

data0[6]_carry_eqn = A1L19;
data0[6]_lut_out = data0[6] $ (!data0[6]_carry_eqn);
data0[6] = DFFEAS(data0[6]_lut_out, clk, VCC, , A1L259, , , start, );

--A1L21 is data0[6]~389
--operation mode is arithmetic

A1L21 = CARRY(data0[6] & (!A1L19));


--data0[7] is data0[7]
--operation mode is arithmetic

data0[7]_carry_eqn = A1L21;
data0[7]_lut_out = data0[7] $ (data0[7]_carry_eqn);
data0[7] = DFFEAS(data0[7]_lut_out, clk, VCC, , A1L259, , , start, );

--A1L23 is data0[7]~393
--operation mode is arithmetic

A1L23 = CARRY(!A1L21 # !data0[7]);


--A1L92 is LessThan~1523
--operation mode is normal

A1L92 = data0[4] # data0[5] # data0[6] # data0[7];


--A1L93 is LessThan~1524
--operation mode is normal

A1L93 = data0[8] & data0[9] & data0[10] & A1L92;


--A1L94 is LessThan~1525
--operation mode is normal

A1L94 = data0[13] & (data0[11] # data0[12] # A1L93);


--A1L2 is alarm0~335
--operation mode is normal

A1L2 = A1L90 # en1 # A1L256 # !A1L94;