send._prj

dp_xiliux 的 CPLD Verilog设计实验,串口演示.代码测试通过.

insert  `timescale 1ns/1ns
include 
include send.v
include d:/Xilinx_WebPACK/verilog/src/iSE/unisim_comp.v