📄 clk_1hz.rpt
字号:
- 2 - C 22 AND2 0 4 0 3 |lpm_add_sub:115|addcore:adder|:147
- 6 - C 16 AND2 0 3 0 4 |lpm_add_sub:115|addcore:adder|:155
- 6 - C 13 AND2 0 2 0 1 |lpm_add_sub:115|addcore:adder|:159
- 2 - C 16 AND2 0 4 0 4 |lpm_add_sub:115|addcore:adder|:167
- 5 - C 13 AND2 0 2 0 1 |lpm_add_sub:115|addcore:adder|:171
- 2 - C 13 AND2 0 4 0 4 |lpm_add_sub:115|addcore:adder|:179
- 6 - C 17 AND2 0 2 0 1 |lpm_add_sub:115|addcore:adder|:183
- 3 - C 17 AND2 0 4 0 2 |lpm_add_sub:115|addcore:adder|:191
- 2 - C 17 AND2 0 2 0 3 |lpm_add_sub:115|addcore:adder|:195
- 5 - C 19 AND2 0 3 0 3 |lpm_add_sub:115|addcore:adder|:203
- 2 - C 19 AND2 0 3 0 4 |lpm_add_sub:115|addcore:adder|:211
- 2 - C 14 AND2 0 2 0 1 |lpm_add_sub:115|addcore:adder|:215
- 5 - C 14 AND2 0 4 0 2 |lpm_add_sub:115|addcore:adder|:223
- 8 - C 13 OR2 s 0 4 0 1 ~3~1
- 1 - C 16 OR2 s 0 4 0 1 ~3~2
- 8 - C 16 OR2 s 0 4 0 1 ~3~3
- 8 - C 14 OR2 s 0 4 0 1 ~3~4
- 4 - C 19 OR2 s 0 4 0 1 ~3~5
- 5 - C 17 OR2 s 0 4 0 1 ~3~6
- 1 - C 19 OR2 s 0 4 0 3 ~3~7
- 3 - C 22 OR2 ! 0 4 0 22 :3
- 6 - C 14 DFFE + 0 3 0 1 cont24 (:86)
- 7 - C 14 DFFE + 0 2 0 2 cont23 (:87)
- 3 - C 14 DFFE + 0 3 0 2 cont22 (:88)
- 1 - C 14 DFFE + 0 3 0 3 cont21 (:89)
- 4 - C 14 DFFE + 0 2 0 4 cont20 (:90)
- 8 - C 19 DFFE + 0 3 0 2 cont19 (:91)
- 7 - C 19 DFFE + 0 2 0 3 cont18 (:92)
- 6 - C 19 DFFE + 0 3 0 2 cont17 (:93)
- 3 - C 19 DFFE + 0 2 0 3 cont16 (:94)
- 8 - C 17 DFFE + 0 2 0 2 cont15 (:95)
- 7 - C 17 DFFE + 0 3 0 2 cont14 (:96)
- 4 - C 17 DFFE + 0 3 0 3 cont13 (:97)
- 1 - C 17 DFFE + 0 2 0 4 cont12 (:98)
- 7 - C 13 DFFE + 0 3 0 2 cont11 (:99)
- 4 - C 13 DFFE + 0 3 0 3 cont10 (:100)
- 3 - C 13 DFFE + 0 2 0 4 cont9 (:101)
- 5 - C 16 DFFE + 0 3 0 2 cont8 (:102)
- 4 - C 16 DFFE + 0 3 0 3 cont7 (:103)
- 1 - C 13 DFFE + 0 2 0 4 cont6 (:104)
- 3 - C 16 DFFE + 0 3 0 2 cont5 (:105)
- 7 - C 16 DFFE + 0 2 0 3 cont4 (:106)
- 6 - C 22 DFFE + 0 2 0 2 cont3 (:107)
- 5 - C 22 DFFE + 0 2 0 5 cont2 (:108)
- 7 - C 22 DFFE + 0 1 0 6 cont1 (:109)
- 8 - C 22 DFFE + 0 3 0 6 cont0 (:110)
- 1 - C 22 DFFE + 0 4 1 0 :114
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register
Device-Specific Information: e:\datacont\clk_1hz.rpt
clk_1hz
** FASTTRACK INTERCONNECT UTILIZATION **
Row FastTrack Interconnect:
Global Left Half- Right Half-
FastTrack FastTrack FastTrack
Row Interconnect Interconnect Interconnect Input Pins Output Pins Bidir Pins
A: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
B: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
C: 18/ 96( 18%) 0/ 48( 0%) 1/ 48( 2%) 0/16( 0%) 1/16( 6%) 0/16( 0%)
Column FastTrack Interconnect:
FastTrack
Column Interconnect Input Pins Output Pins Bidir Pins
01: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
02: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
03: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
04: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
05: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
06: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
07: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
08: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
09: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
10: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
11: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
12: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
13: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
14: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
15: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
16: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
17: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
18: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
19: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
20: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
21: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
22: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
23: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
24: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
EA: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
Device-Specific Information: e:\datacont\clk_1hz.rpt
clk_1hz
** CLOCK SIGNALS **
Type Fan-out Name
INPUT 26 clk_24HZ
Device-Specific Information: e:\datacont\clk_1hz.rpt
clk_1hz
** EQUATIONS **
clk_24HZ : INPUT;
-- Node name is 'clk1'
-- Equation name is 'clk1', type is output
clk1 = _LC1_C22;
-- Node name is ':110' = 'cont0'
-- Equation name is 'cont0', location is LC8_C22, type is buried.
cont0 = DFFE( _EQ001, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ001 = !cont0 & cont2
# !cont0 & _LC1_C19
# !cont0 & cont1;
-- Node name is ':109' = 'cont1'
-- Equation name is 'cont1', location is LC7_C22, type is buried.
cont1 = DFFE( _EQ002, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ002 = cont0 & !cont1
# !cont0 & cont1;
-- Node name is ':108' = 'cont2'
-- Equation name is 'cont2', location is LC5_C22, type is buried.
cont2 = DFFE( _EQ003, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ003 = !cont0 & cont2
# !cont1 & cont2
# cont0 & cont1 & !cont2;
-- Node name is ':107' = 'cont3'
-- Equation name is 'cont3', location is LC6_C22, type is buried.
cont3 = DFFE( _EQ004, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ004 = cont3 & !_LC3_C22 & !_LC4_C22
# !cont3 & !_LC3_C22 & _LC4_C22;
-- Node name is ':106' = 'cont4'
-- Equation name is 'cont4', location is LC7_C16, type is buried.
cont4 = DFFE( _EQ005, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ005 = cont4 & !_LC2_C22 & !_LC3_C22
# !cont4 & _LC2_C22 & !_LC3_C22;
-- Node name is ':105' = 'cont5'
-- Equation name is 'cont5', location is LC3_C16, type is buried.
cont5 = DFFE( _EQ006, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ006 = !cont4 & cont5 & !_LC3_C22
# cont5 & !_LC2_C22 & !_LC3_C22
# cont4 & !cont5 & _LC2_C22 & !_LC3_C22;
-- Node name is ':104' = 'cont6'
-- Equation name is 'cont6', location is LC1_C13, type is buried.
cont6 = DFFE( _EQ007, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ007 = cont6 & !_LC3_C22 & !_LC6_C16
# !cont6 & !_LC3_C22 & _LC6_C16;
-- Node name is ':103' = 'cont7'
-- Equation name is 'cont7', location is LC4_C16, type is buried.
cont7 = DFFE( _EQ008, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ008 = !cont6 & cont7 & !_LC3_C22
# cont7 & !_LC3_C22 & !_LC6_C16
# cont6 & !cont7 & !_LC3_C22 & _LC6_C16;
-- Node name is ':102' = 'cont8'
-- Equation name is 'cont8', location is LC5_C16, type is buried.
cont8 = DFFE( _EQ009, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ009 = !cont7 & cont8 & !_LC3_C22
# cont8 & !_LC3_C22 & !_LC6_C13
# cont7 & !cont8 & !_LC3_C22 & _LC6_C13;
-- Node name is ':101' = 'cont9'
-- Equation name is 'cont9', location is LC3_C13, type is buried.
cont9 = DFFE( _EQ010, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ010 = cont9 & !_LC2_C16 & !_LC3_C22
# !cont9 & _LC2_C16 & !_LC3_C22;
-- Node name is ':100' = 'cont10'
-- Equation name is 'cont10', location is LC4_C13, type is buried.
cont10 = DFFE( _EQ011, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ011 = !cont9 & cont10 & !_LC3_C22
# cont10 & !_LC2_C16 & !_LC3_C22
# cont9 & !cont10 & _LC2_C16 & !_LC3_C22;
-- Node name is ':99' = 'cont11'
-- Equation name is 'cont11', location is LC7_C13, type is buried.
cont11 = DFFE( _EQ012, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ012 = !cont10 & cont11 & !_LC3_C22
# cont11 & !_LC3_C22 & !_LC5_C13
# cont10 & !cont11 & !_LC3_C22 & _LC5_C13;
-- Node name is ':98' = 'cont12'
-- Equation name is 'cont12', location is LC1_C17, type is buried.
cont12 = DFFE( _EQ013, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ013 = cont12 & !_LC2_C13 & !_LC3_C22
# !cont12 & _LC2_C13 & !_LC3_C22;
-- Node name is ':97' = 'cont13'
-- Equation name is 'cont13', location is LC4_C17, type is buried.
cont13 = DFFE( _EQ014, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ014 = !cont12 & cont13 & !_LC3_C22
# cont13 & !_LC2_C13 & !_LC3_C22
# cont12 & !cont13 & _LC2_C13 & !_LC3_C22;
-- Node name is ':96' = 'cont14'
-- Equation name is 'cont14', location is LC7_C17, type is buried.
cont14 = DFFE( _EQ015, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ015 = !cont13 & cont14 & !_LC3_C22
# cont14 & !_LC3_C22 & !_LC6_C17
# cont13 & !cont14 & !_LC3_C22 & _LC6_C17;
-- Node name is ':95' = 'cont15'
-- Equation name is 'cont15', location is LC8_C17, type is buried.
cont15 = DFFE( _EQ016, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ016 = cont15 & !_LC3_C17 & !_LC3_C22
# !cont15 & _LC3_C17 & !_LC3_C22;
-- Node name is ':94' = 'cont16'
-- Equation name is 'cont16', location is LC3_C19, type is buried.
cont16 = DFFE( _EQ017, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ017 = cont16 & !_LC2_C17 & !_LC3_C22
# !cont16 & _LC2_C17 & !_LC3_C22;
-- Node name is ':93' = 'cont17'
-- Equation name is 'cont17', location is LC6_C19, type is buried.
cont17 = DFFE( _EQ018, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ018 = !cont16 & cont17 & !_LC3_C22
# cont17 & !_LC2_C17 & !_LC3_C22
# cont16 & !cont17 & _LC2_C17 & !_LC3_C22;
-- Node name is ':92' = 'cont18'
-- Equation name is 'cont18', location is LC7_C19, type is buried.
cont18 = DFFE( _EQ019, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ019 = cont18 & !_LC3_C22 & !_LC5_C19
# !cont18 & !_LC3_C22 & _LC5_C19;
-- Node name is ':91' = 'cont19'
-- Equation name is 'cont19', location is LC8_C19, type is buried.
cont19 = DFFE( _EQ020, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ020 = !cont18 & cont19 & !_LC3_C22
# cont19 & !_LC3_C22 & !_LC5_C19
# cont18 & !cont19 & !_LC3_C22 & _LC5_C19;
-- Node name is ':90' = 'cont20'
-- Equation name is 'cont20', location is LC4_C14, type is buried.
cont20 = DFFE( _EQ021, GLOBAL( clk_24HZ), VCC, VCC, VCC);
_EQ021 = cont20 & !_LC2_C19 & !_LC3_C22
# !cont20 & _LC2_C19 & !_LC3_C22;
-- Node name is ':89' = 'cont21'
-- Equation name is 'cont21', location is LC1_C14, type is buried.
cont21 = DFFE( _EQ022, GLOBAL( clk_24HZ), VCC, VCC, VCC);
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -