tran.bdf

通信基带信号发生器的设计

/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.3"))
(pin
	(input)
	(rect 104 264 272 280)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "EN" (rect 5 0 20 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 272 272 320 288))
)
(pin
	(input)
	(rect 104 280 272 296)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "TXD" (rect 5 0 25 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 272 288 320 304))
)
(pin
	(input)
	(rect 104 248 272 264)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "MCU_IN[7..0]" (rect 5 0 73 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 56 264 104 376))
)
(pin
	(input)
	(rect 112 488 280 504)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "CLK_IN" (rect 5 0 43 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 112 504 160 520))
)
(pin
	(output)
	(rect 608 248 784 264)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "SEL[2..0]" (rect 90 0 136 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 52 4)(pt 78 4)(line_width 1))
		(line (pt 52 12)(pt 78 12)(line_width 1))
		(line (pt 52 12)(pt 52 4)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 82 8)(pt 78 12)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
	)
)
(pin
	(output)
	(rect 608 264 784 280)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "FRE[23..0]" (rect 90 0 144 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 52 4)(pt 78 4)(line_width 1))
		(line (pt 52 12)(pt 78 12)(line_width 1))
		(line (pt 52 12)(pt 52 4)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 82 8)(pt 78 12)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
	)
)
(pin
	(output)
	(rect 608 280 784 296)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "FREZ[23..0]" (rect 90 0 151 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 52 4)(pt 78 4)(line_width 1))
		(line (pt 52 12)(pt 78 12)(line_width 1))
		(line (pt 52 12)(pt 52 4)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 82 8)(pt 78 12)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
	)
)
(pin
	(output)
	(rect 616 488 792 504)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "CLK_OUT" (rect 90 0 139 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 52 4)(pt 78 4)(line_width 1))
		(line (pt 52 12)(pt 78 12)(line_width 1))
		(line (pt 52 12)(pt 52 4)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 82 8)(pt 78 12)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
	)
)
(symbol
	(rect 344 224 528 352)
	(text "MCU_FPGA" (rect 5 0 65 12)(font "Arial" ))
	(text "inst" (rect 8 112 25 124)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "MCU_IN[7..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "MCU_IN[7..0]" (rect 21 27 89 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "EN" (rect 0 0 15 12)(font "Arial" ))
		(text "EN" (rect 21 43 36 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "TXD" (rect 0 0 20 12)(font "Arial" ))
		(text "TXD" (rect 21 59 41 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 75 42 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 184 32)
		(output)
		(text "SEL[2..0]" (rect 0 0 46 12)(font "Arial" ))
		(text "SEL[2..0]" (rect 117 27 163 39)(font "Arial" ))
		(line (pt 184 32)(pt 168 32)(line_width 3))
	)
	(port
		(pt 184 48)
		(output)
		(text "FRE[23..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "FRE[23..0]" (rect 109 43 163 55)(font "Arial" ))
		(line (pt 184 48)(pt 168 48)(line_width 3))
	)
	(port
		(pt 184 64)
		(output)
		(text "FREZ[23..0]" (rect 0 0 61 12)(font "Arial" ))
		(text "FREZ[23..0]" (rect 102 59 163 71)(font "Arial" ))
		(line (pt 184 64)(pt 168 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 168 112)(line_width 1))
	)
)
(connector
	(pt 272 272)
	(pt 344 272)
)
(connector
	(pt 272 288)
	(pt 344 288)
)
(connector
	(pt 272 256)
	(pt 344 256)
	(bus)
)
(connector
	(text "<<__$DEF_ALIAS479>>" (rect 545 240 663 252)(font "Arial" )(invisible))
	(pt 528 256)
	(pt 608 256)
	(bus)
)
(connector
	(text "<<__$DEF_ALIAS481>>" (rect 541 256 659 268)(font "Arial" )(invisible))
	(pt 528 272)
	(pt 608 272)
	(bus)
)
(connector
	(text "<<__$DEF_ALIAS483>>" (rect 536 272 654 284)(font "Arial" )(invisible))
	(pt 528 288)
	(pt 608 288)
	(bus)
)
(connector
	(pt 344 304)
	(pt 328 304)
)
(connector
	(pt 328 304)
	(pt 328 496)
)
(connector
	(pt 280 496)
	(pt 328 496)
)
(connector
	(pt 328 496)
	(pt 616 496)
)
(junction (pt 328 496))