decoder2_4.tan.rpt

数字系统设计中的全加器、10进制计数器、2-4译码器、摩尔状态机、2-1路选择器的源代码

Timing Analyzer report for decoder2_4
Tue Mar 25 22:11:46 2008
Version 6.0 Build 178 04/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.605 ns    ; A    ; Q[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 8.605 ns        ; A    ; Q[3] ;
; N/A   ; None              ; 8.604 ns        ; A    ; Q[0] ;
; N/A   ; None              ; 8.525 ns        ; A    ; Q[1] ;
; N/A   ; None              ; 8.354 ns        ; B    ; Q[3] ;
; N/A   ; None              ; 8.352 ns        ; B    ; Q[0] ;
; N/A   ; None              ; 8.280 ns        ; B    ; Q[1] ;
; N/A   ; None              ; 8.201 ns        ; A    ; Q[2] ;
; N/A   ; None              ; 7.949 ns        ; B    ; Q[2] ;
; N/A   ; None              ; 7.548 ns        ; EN   ; Q[2] ;
; N/A   ; None              ; 7.528 ns        ; EN   ; Q[1] ;
; N/A   ; None              ; 7.302 ns        ; EN   ; Q[3] ;
; N/A   ; None              ; 7.302 ns        ; EN   ; Q[0] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 178 04/27/2006 SJ Full Version
    Info: Processing started: Tue Mar 25 22:11:46 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decoder2_4 -c decoder2_4 --timing_analysis_only
Info: Longest tpd from source pin "A" to destination pin "Q[3]" is 8.605 ns
    Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V2; Fanout = 4; PIN Node = 'A'
    Info: 2: + IC(3.653 ns) + CELL(0.183 ns) = 5.070 ns; Loc. = LC_X52_Y4_N9; Fanout = 1; COMB Node = 'Mux0~15'
    Info: 3: + IC(1.159 ns) + CELL(2.376 ns) = 8.605 ns; Loc. = PIN_W2; Fanout = 0; PIN Node = 'Q[3]'
    Info: Total cell delay = 3.793 ns ( 44.08 % )
    Info: Total interconnect delay = 4.812 ns ( 55.92 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Tue Mar 25 22:11:46 2008
    Info: Elapsed time: 00:00:01