⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 prev_cmp_dct.tan.qmsg

📁 8x8DCT verilog code 一次輸入8個點
💻 QMSG
📖 第 1 页 / 共 5 页
字号:
{ "Info" "ITDB_FULL_TCO_RESULT" "iclk m0\[4\] F0_r\[3\] 20.018 ns register " "Info: tco from clock \"iclk\" to destination pin \"m0\[4\]\" through register \"F0_r\[3\]\" is 20.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"iclk\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns iclk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "DCT.v" "" { Text "D:/verilog/dct/DCT/DCT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns iclk~clkctrl 2 COMB CLKCTRL_G3 761 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 761; COMB Node = 'iclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { iclk iclk~clkctrl } "NODE_NAME" } } { "DCT.v" "" { Text "D:/verilog/dct/DCT/DCT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns F0_r\[3\] 3 REG LCFF_X41_Y17_N21 4 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X41_Y17_N21; Fanout = 4; REG Node = 'F0_r\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { iclk~clkctrl F0_r[3] } "NODE_NAME" } } { "DCT.v" "" { Text "D:/verilog/dct/DCT/DCT.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { iclk iclk~clkctrl F0_r[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { iclk iclk~combout iclk~clkctrl F0_r[3] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DCT.v" "" { Text "D:/verilog/dct/DCT/DCT.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.088 ns + Longest register pin " "Info: + Longest register to pin delay is 17.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F0_r\[3\] 1 REG LCFF_X41_Y17_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y17_N21; Fanout = 4; REG Node = 'F0_r\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { F0_r[3] } "NODE_NAME" } } { "DCT.v" "" { Text "D:/verilog/dct/DCT/DCT.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.416 ns) 2.352 ns DCT_1d_12b:DCT_1d_12b\|Add0~167 2 COMB LCCOMB_X32_Y15_N8 14 " "Info: 2: + IC(1.936 ns) + CELL(0.416 ns) = 2.352 ns; Loc. = LCCOMB_X32_Y15_N8; Fanout = 14; COMB Node = 'DCT_1d_12b:DCT_1d_12b\|Add0~167'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { F0_r[3] DCT_1d_12b:DCT_1d_12b|Add0~167 } "NODE_NAME" } } { "DCT_1d_12b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_12b.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.437 ns) 4.001 ns DCT_1d_12b:DCT_1d_12b\|Add9~143 3 COMB LCCOMB_X24_Y15_N8 2 " "Info: 3: + IC(1.212 ns) + CELL(0.437 ns) = 4.001 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 2; COMB Node = 'DCT_1d_12b:DCT_1d_12b\|Add9~143'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { DCT_1d_12b:DCT_1d_12b|Add0~167 DCT_1d_12b:DCT_1d_12b|Add9~143 } "NODE_NAME" } } { "DCT_1d_12b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_12b.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.393 ns) 5.064 ns DCT_1d_12b:DCT_1d_12b\|Add10~132 4 COMB LCCOMB_X25_Y15_N8 2 " "Info: 4: + IC(0.670 ns) + CELL(0.393 ns) = 5.064 ns; Loc. = LCCOMB_X25_Y15_N8; Fanout = 2; COMB Node = 'DCT_1d_12b:DCT_1d_12b\|Add10~132'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { DCT_1d_12b:DCT_1d_12b|Add9~143 DCT_1d_12b:DCT_1d_12b|Add10~132 } "NODE_NAME" } } { "DCT_1d_12b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_12b.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.474 ns DCT_1d_12b:DCT_1d_12b\|Add10~133 5 COMB LCCOMB_X25_Y15_N10 4 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 5.474 ns; Loc. = LCCOMB_X25_Y15_N10; Fanout = 4; COMB Node = 'DCT_1d_12b:DCT_1d_12b\|Add10~133'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DCT_1d_12b:DCT_1d_12b|Add10~132 DCT_1d_12b:DCT_1d_12b|Add10~133 } "NODE_NAME" } } { "DCT_1d_12b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_12b.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.414 ns) 6.626 ns DCT_1d_12b:DCT_1d_12b\|Add13~134 6 COMB LCCOMB_X28_Y15_N10 2 " "Info: 6: + IC(0.738 ns) + CELL(0.414 ns) = 6.626 ns; Loc. = LCCOMB_X28_Y15_N10; Fanout = 2; COMB Node = 'DCT_1d_12b:DCT_1d_12b\|Add13~134'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { DCT_1d_12b:DCT_1d_12b|Add10~133 DCT_1d_12b:DCT_1d_12b|Add13~134 } "NODE_NAME" } } { "DCT_1d_12b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_12b.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.036 ns DCT_1d_12b:DCT_1d_12b\|Add13~135 7 COMB LCCOMB_X28_Y15_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 7.036 ns; Loc. = LCCOMB_X28_Y15_N12; Fanout = 2; COMB Node = 'DCT_1d_12b:DCT_1d_12b\|Add13~135'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DCT_1d_12b:DCT_1d_12b|Add13~134 DCT_1d_12b:DCT_1d_12b|Add13~135 } "NODE_NAME" } } { "DCT_1d_12b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_12b.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.414 ns) 8.137 ns DCT_1d_12b:DCT_1d_12b\|Add20~137 8 COMB LCCOMB_X27_Y15_N6 2 " "Info: 8: + IC(0.687 ns) + CELL(0.414 ns) = 8.137 ns; Loc. = LCCOMB_X27_Y15_N6; Fanout = 2; COMB Node = 'DCT_1d_12b:DCT_1d_12b\|Add20~137'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { DCT_1d_12b:DCT_1d_12b|Add13~135 DCT_1d_12b:DCT_1d_12b|Add20~137 } "NODE_NAME" } } { "DCT_1d_12b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_12b.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.547 ns DCT_1d_12b:DCT_1d_12b\|Add20~138 9 COMB LCCOMB_X27_Y15_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 8.547 ns; Loc. = LCCOMB_X27_Y15_N8; Fanout = 2; COMB Node = 'DCT_1d_12b:DCT_1d_12b\|Add20~138'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DCT_1d_12b:DCT_1d_12b|Add20~137 DCT_1d_12b:DCT_1d_12b|Add20~138 } "NODE_NAME" } } { "DCT_1d_12b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_12b.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.414 ns) 9.906 ns DCT_1d_12b:DCT_1d_12b\|Add21~124 10 COMB LCCOMB_X28_Y14_N12 2 " "Info: 10: + IC(0.945 ns) + CELL(0.414 ns) = 9.906 ns; Loc. = LCCOMB_X28_Y14_N12; Fanout = 2; COMB Node = 'DCT_1d_12b:DCT_1d_12b\|Add21~124'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { DCT_1d_12b:DCT_1d_12b|Add20~138 DCT_1d_12b:DCT_1d_12b|Add21~124 } "NODE_NAME" } } { "DCT_1d_12b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_12b.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.316 ns DCT_1d_12b:DCT_1d_12b\|Add21~125 11 COMB LCCOMB_X28_Y14_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 10.316 ns; Loc. = LCCOMB_X28_Y14_N14; Fanout = 2; COMB Node = 'DCT_1d_12b:DCT_1d_12b\|Add21~125'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DCT_1d_12b:DCT_1d_12b|Add21~124 DCT_1d_12b:DCT_1d_12b|Add21~125 } "NODE_NAME" } } { "DCT_1d_12b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_12b.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.393 ns) 11.112 ns DCT_1d_12b:DCT_1d_12b\|Add22~126 12 COMB LCCOMB_X27_Y14_N22 2 " "Info: 12: + IC(0.403 ns) + CELL(0.393 ns) = 11.112 ns; Loc. = LCCOMB_X27_Y14_N22; Fanout = 2; COMB Node = 'DCT_1d_12b:DCT_1d_12b\|Add22~126'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { DCT_1d_12b:DCT_1d_12b|Add21~125 DCT_1d_12b:DCT_1d_12b|Add22~126 } "NODE_NAME" } } { "DCT_1d_12b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_12b.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.522 ns DCT_1d_12b:DCT_1d_12b\|Add22~127 13 COMB LCCOMB_X27_Y14_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 11.522 ns; Loc. = LCCOMB_X27_Y14_N24; Fanout = 1; COMB Node = 'DCT_1d_12b:DCT_1d_12b\|Add22~127'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DCT_1d_12b:DCT_1d_12b|Add22~126 DCT_1d_12b:DCT_1d_12b|Add22~127 } "NODE_NAME" } } { "DCT_1d_12b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_12b.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.924 ns) + CELL(2.642 ns) 17.088 ns m0\[4\] 14 PIN PIN_U2 0 " "Info: 14: + IC(2.924 ns) + CELL(2.642 ns) = 17.088 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'm0\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.566 ns" { DCT_1d_12b:DCT_1d_12b|Add22~127 m0[4] } "NODE_NAME" } } { "DCT.v" "" { Text "D:/verilog/dct/DCT/DCT.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.573 ns ( 44.32 % ) " "Info: Total cell delay = 7.573 ns ( 44.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.515 ns ( 55.68 % ) " "Info: Total interconnect delay = 9.515 ns ( 55.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.088 ns" { F0_r[3] DCT_1d_12b:DCT_1d_12b|Add0~167 DCT_1d_12b:DCT_1d_12b|Add9~143 DCT_1d_12b:DCT_1d_12b|Add10~132 DCT_1d_12b:DCT_1d_12b|Add10~133 DCT_1d_12b:DCT_1d_12b|Add13~134 DCT_1d_12b:DCT_1d_12b|Add13~135 DCT_1d_12b:DCT_1d_12b|Add20~137 DCT_1d_12b:DCT_1d_12b|Add20~138 DCT_1d_12b:DCT_1d_12b|Add21~124 DCT_1d_12b:DCT_1d_12b|Add21~125 DCT_1d_12b:DCT_1d_12b|Add22~126 DCT_1d_12b:DCT_1d_12b|Add22~127 m0[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "17.088 ns" { F0_r[3] DCT_1d_12b:DCT_1d_12b|Add0~167 DCT_1d_12b:DCT_1d_12b|Add9~143 DCT_1d_12b:DCT_1d_12b|Add10~132 DCT_1d_12b:DCT_1d_12b|Add10~133 DCT_1d_12b:DCT_1d_12b|Add13~134 DCT_1d_12b:DCT_1d_12b|Add13~135 DCT_1d_12b:DCT_1d_12b|Add20~137 DCT_1d_12b:DCT_1d_12b|Add20~138 DCT_1d_12b:DCT_1d_12b|Add21~124 DCT_1d_12b:DCT_1d_12b|Add21~125 DCT_1d_12b:DCT_1d_12b|Add22~126 DCT_1d_12b:DCT_1d_12b|Add22~127 m0[4] } { 0.000ns 1.936ns 1.212ns 0.670ns 0.000ns 0.738ns 0.000ns 0.687ns 0.000ns 0.945ns 0.000ns 0.403ns 0.000ns 2.924ns } { 0.000ns 0.416ns 0.437ns 0.393ns 0.410ns 0.414ns 0.410ns 0.414ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { iclk iclk~clkctrl F0_r[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { iclk iclk~combout iclk~clkctrl F0_r[3] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.088 ns" { F0_r[3] DCT_1d_12b:DCT_1d_12b|Add0~167 DCT_1d_12b:DCT_1d_12b|Add9~143 DCT_1d_12b:DCT_1d_12b|Add10~132 DCT_1d_12b:DCT_1d_12b|Add10~133 DCT_1d_12b:DCT_1d_12b|Add13~134 DCT_1d_12b:DCT_1d_12b|Add13~135 DCT_1d_12b:DCT_1d_12b|Add20~137 DCT_1d_12b:DCT_1d_12b|Add20~138 DCT_1d_12b:DCT_1d_12b|Add21~124 DCT_1d_12b:DCT_1d_12b|Add21~125 DCT_1d_12b:DCT_1d_12b|Add22~126 DCT_1d_12b:DCT_1d_12b|Add22~127 m0[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "17.088 ns" { F0_r[3] DCT_1d_12b:DCT_1d_12b|Add0~167 DCT_1d_12b:DCT_1d_12b|Add9~143 DCT_1d_12b:DCT_1d_12b|Add10~132 DCT_1d_12b:DCT_1d_12b|Add10~133 DCT_1d_12b:DCT_1d_12b|Add13~134 DCT_1d_12b:DCT_1d_12b|Add13~135 DCT_1d_12b:DCT_1d_12b|Add20~137 DCT_1d_12b:DCT_1d_12b|Add20~138 DCT_1d_12b:DCT_1d_12b|Add21~124 DCT_1d_12b:DCT_1d_12b|Add21~125 DCT_1d_12b:DCT_1d_12b|Add22~126 DCT_1d_12b:DCT_1d_12b|Add22~127 m0[4] } { 0.000ns 1.936ns 1.212ns 0.670ns 0.000ns 0.738ns 0.000ns 0.687ns 0.000ns 0.945ns 0.000ns 0.403ns 0.000ns 2.924ns } { 0.000ns 0.416ns 0.437ns 0.393ns 0.410ns 0.414ns 0.410ns 0.414ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "d4\[1\] F7_S\[5\] 24.299 ns Longest " "Info: Longest tpd from source pin \"d4\[1\]\" to destination pin \"F7_S\[5\]\" is 24.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns d4\[1\] 1 PIN PIN_G10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G10; Fanout = 4; PIN Node = 'd4\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { d4[1] } "NODE_NAME" } } { "DCT.v" "" { Text "D:/verilog/dct/DCT/DCT.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.404 ns) + CELL(0.414 ns) 6.648 ns DCT_1d_8b:DCT_1d_8b\|s7\[1\]~15 2 COMB LCCOMB_X16_Y24_N12 2 " "Info: 2: + IC(5.404 ns) + CELL(0.414 ns) = 6.648 ns; Loc. = LCCOMB_X16_Y24_N12; Fanout = 2; COMB Node = 'DCT_1d_8b:DCT_1d_8b\|s7\[1\]~15'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { d4[1] DCT_1d_8b:DCT_1d_8b|s7[1]~15 } "NODE_NAME" } } { "DCT_1d_8b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_8b.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.807 ns DCT_1d_8b:DCT_1d_8b\|s7\[2\]~17 3 COMB LCCOMB_X16_Y24_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 6.807 ns; Loc. = LCCOMB_X16_Y24_N14; Fanout = 2; COMB Node = 'DCT_1d_8b:DCT_1d_8b\|s7\[2\]~17'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { DCT_1d_8b:DCT_1d_8b|s7[1]~15 DCT_1d_8b:DCT_1d_8b|s7[2]~17 } "NODE_NAME" } } { "DCT_1d_8b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_8b.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.878 ns DCT_1d_8b:DCT_1d_8b\|s7\[3\]~19 4 COMB LCCOMB_X16_Y24_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 6.878 ns; Loc. = LCCOMB_X16_Y24_N16; Fanout = 2; COMB Node = 'DCT_1d_8b:DCT_1d_8b\|s7\[3\]~19'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DCT_1d_8b:DCT_1d_8b|s7[2]~17 DCT_1d_8b:DCT_1d_8b|s7[3]~19 } "NODE_NAME" } } { "DCT_1d_8b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_8b.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.949 ns DCT_1d_8b:DCT_1d_8b\|s7\[4\]~21 5 COMB LCCOMB_X16_Y24_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 6.949 ns; Loc. = LCCOMB_X16_Y24_N18; Fanout = 2; COMB Node = 'DCT_1d_8b:DCT_1d_8b\|s7\[4\]~21'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DCT_1d_8b:DCT_1d_8b|s7[3]~19 DCT_1d_8b:DCT_1d_8b|s7[4]~21 } "NODE_NAME" } } { "DCT_1d_8b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_8b.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.359 ns DCT_1d_8b:DCT_1d_8b\|s7\[5\]~22 6 COMB LCCOMB_X16_Y24_N20 14 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 7.359 ns; Loc. = LCCOMB_X16_Y24_N20; Fanout = 14; COMB Node = 'DCT_1d_8b:DCT_1d_8b\|s7\[5\]~22'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DCT_1d_8b:DCT_1d_8b|s7[4]~21 DCT_1d_8b:DCT_1d_8b|s7[5]~22 } "NODE_NAME" } } { "DCT_1d_8b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_8b.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.557 ns) + CELL(0.414 ns) 11.330 ns DCT_1d_8b:DCT_1d_8b\|Add115~106 7 COMB LCCOMB_X43_Y17_N2 2 " "Info: 7: + IC(3.557 ns) + CELL(0.414 ns) = 11.330 ns; Loc. = LCCOMB_X43_Y17_N2; Fanout = 2; COMB Node = 'DCT_1d_8b:DCT_1d_8b\|Add115~106'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.971 ns" { DCT_1d_8b:DCT_1d_8b|s7[5]~22 DCT_1d_8b:DCT_1d_8b|Add115~106 } "NODE_NAME" } } { "DCT_1d_8b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_8b.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.740 ns DCT_1d_8b:DCT_1d_8b\|Add115~107 8 COMB LCCOMB_X43_Y17_N4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 11.740 ns; Loc. = LCCOMB_X43_Y17_N4; Fanout = 2; COMB Node = 'DCT_1d_8b:DCT_1d_8b\|Add115~107'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DCT_1d_8b:DCT_1d_8b|Add115~106 DCT_1d_8b:DCT_1d_8b|Add115~107 } "NODE_NAME" } } { "DCT_1d_8b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_8b.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.414 ns) 13.105 ns DCT_1d_8b:DCT_1d_8b\|Add120~163 9 COMB LCCOMB_X44_Y16_N16 2 " "Info: 9: + IC(0.951 ns) + CELL(0.414 ns) = 13.105 ns; Loc. = LCCOMB_X44_Y16_N16; Fanout = 2; COMB Node = 'DCT_1d_8b:DCT_1d_8b\|Add120~163'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { DCT_1d_8b:DCT_1d_8b|Add115~107 DCT_1d_8b:DCT_1d_8b|Add120~163 } "NODE_NAME" } } { "DCT_1d_8b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_8b.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.515 ns DCT_1d_8b:DCT_1d_8b\|Add120~164 10 COMB LCCOMB_X44_Y16_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 13.515 ns; Loc. = LCCOMB_X44_Y16_N18; Fanout = 2; COMB Node = 'DCT_1d_8b:DCT_1d_8b\|Add120~164'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DCT_1d_8b:DCT_1d_8b|Add120~163 DCT_1d_8b:DCT_1d_8b|Add120~164 } "NODE_NAME" } } { "DCT_1d_8b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_8b.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.414 ns) 15.420 ns DCT_1d_8b:DCT_1d_8b\|Add121~137 11 COMB LCCOMB_X43_Y19_N10 2 " "Info: 11: + IC(1.491 ns) + CELL(0.414 ns) = 15.420 ns; Loc. = LCCOMB_X43_Y19_N10; Fanout = 2; COMB Node = 'DCT_1d_8b:DCT_1d_8b\|Add121~137'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { DCT_1d_8b:DCT_1d_8b|Add120~164 DCT_1d_8b:DCT_1d_8b|Add121~137 } "NODE_NAME" } } { "DCT_1d_8b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_8b.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.491 ns DCT_1d_8b:DCT_1d_8b\|Add121~139 12 COMB LCCOMB_X43_Y19_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 15.491 ns; Loc. = LCCOMB_X43_Y19_N12; Fanout = 2; COMB Node = 'DCT_1d_8b:DCT_1d_8b\|Add121~139'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DCT_1d_8b:DCT_1d_8b|Add121~137 DCT_1d_8b:DCT_1d_8b|Add121~139 } "NODE_NAME" } } { "DCT_1d_8b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_8b.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.901 ns DCT_1d_8b:DCT_1d_8b\|Add121~140 13 COMB LCCOMB_X43_Y19_N14 9 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 15.901 ns; Loc. = LCCOMB_X43_Y19_N14; Fanout = 9; COMB Node = 'DCT_1d_8b:DCT_1d_8b\|Add121~140'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DCT_1d_8b:DCT_1d_8b|Add121~139 DCT_1d_8b:DCT_1d_8b|Add121~140 } "NODE_NAME" } } { "DCT_1d_8b.v" "" { Text "D:/verilog/dct/DCT/DCT_1d_8b.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.150 ns) 18.130 ns F7_S~117 14 COMB LCCOMB_X34_Y18_N16 1 " "Info: 14: + IC(2.079 ns) + CELL(0.150 ns) = 18.130 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 1; COMB Node = 'F7_S~117'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { DCT_1d_8b:DCT_1d_8b|Add121~140 F7_S~117 } "NODE_NAME" } } { "DCT.v" "" { Text "D:/verilog/dct/DCT/DCT.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(2.642 ns) 24.299 ns F7_S\[5\] 15 PIN PIN_T9 0 " "Info: 15: + IC(3.527 ns) + CELL(2.642 ns) = 24.299 ns; Loc. = PIN_T9; Fanout = 0; PIN Node = 'F7_S\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.169 ns" { F7_S~117 F7_S[5] } "NODE_NAME" } } { "DCT.v" "" { Text "D:/verilog/dct/DCT/DCT.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.290 ns ( 30.00 % ) " "Info: Total cell delay = 7.290 ns ( 30.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.009 ns ( 70.00 % ) " "Info: Total interconnect delay = 17.009 ns ( 70.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "24.299 ns" { d4[1] DCT_1d_8b:DCT_1d_8b|s7[1]~15 DCT_1d_8b:DCT_1d_8b|s7[2]~17 DCT_1d_8b:DCT_1d_8b|s7[3]~19 DCT_1d_8b:DCT_1d_8b|s7[4]~21 DCT_1d_8b:DCT_1d_8b|s7[5]~22 DCT_1d_8b:DCT_1d_8b|Add115~106 DCT_1d_8b:DCT_1d_8b|Add115~107 DCT_1d_8b:DCT_1d_8b|Add120~163 DCT_1d_8b:DCT_1d_8b|Add120~164 DCT_1d_8b:DCT_1d_8b|Add121~137 DCT_1d_8b:DCT_1d_8b|Add121~139 DCT_1d_8b:DCT_1d_8b|Add121~140 F7_S~117 F7_S[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "24.299 ns" { d4[1] d4[1]~combout DCT_1d_8b:DCT_1d_8b|s7[1]~15 DCT_1d_8b:DCT_1d_8b|s7[2]~17 DCT_1d_8b:DCT_1d_8b|s7[3]~19 DCT_1d_8b:DCT_1d_8b|s7[4]~21 DCT_1d_8b:DCT_1d_8b|s7[5]~22 DCT_1d_8b:DCT_1d_8b|Add115~106 DCT_1d_8b:DCT_1d_8b|Add115~107 DCT_1d_8b:DCT_1d_8b|Add120~163 DCT_1d_8b:DCT_1d_8b|Add120~164 DCT_1d_8b:DCT_1d_8b|Add121~137 DCT_1d_8b:DCT_1d_8b|Add121~139 DCT_1d_8b:DCT_1d_8b|Add121~140 F7_S~117 F7_S[5] } { 0.000ns 0.000ns 5.404ns 0.000ns 0.000ns 0.000ns 0.000ns 3.557ns 0.000ns 0.951ns 0.000ns 1.491ns 0.000ns 0.000ns 2.079ns 3.527ns } { 0.000ns 0.830ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.414ns 0.410ns 0.414ns 0.071ns 0.410ns 0.150ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -