circular_buffer_2.v
来自「VerilogHDL高级数字设计书中源代码适合学习verilog编程者学习」· Verilog 代码 · 共 8 行
V
8 行
vti_encoding:SR|utf8-nl
vti_timelastmodified:TR|09 Aug 2003 18:13:22 -0000
vti_extenderversion:SR|5.0.2.4330
vti_lineageid:SR|{7C91A641-9E32-4F78-B812-082248688910}
vti_cacheddtm:TX|09 Aug 2003 18:13:22 -0000
vti_filesize:IR|964
vti_backlinkinfo:VX|
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?