wed.zsf

Verylog编写的 Quartus II平台的简单设计实例 附仿真波形

C:/altera/work/MAJORITY_VOTER/db/MAJORITY_VOTER.sim.vwf	0	0	0	0	0
C:/altera/work/MAJORITY_VOTER/MAJORITY_VOTER.sim.vwf	0	1000000	666	1000000	0
C:/altera/work/MAJORITY_VOTER/MAJORITY_VOTER.vwf	0	1000000	737	1000000	0
MAJORITY_VOTER.vwf	0	0	0	0	0