v_fpga.tan.summary

自己写的iic配置芯片的源程序

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 1.758 ns
From           : DSDA
To             : Init9011:inst1|SDAo
From Clock     : --
To Clock       : CLK27
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 19.206 ns
From           : Init9011:inst1|Dout[3]
To             : DOUT[3]
From Clock     : CLK27
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.333 ns
From           : HRODCK
To             : HTIDCK
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.633 ns
From           : DSDA
To             : Init9011:inst1|SDAo
From Clock     : --
To Clock       : CLK27
Failed Paths   : 0

Type           : Clock Setup: 'CLK27'
Slack          : 1.304 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : 29.04 MHz ( period = 34.430 ns )
From           : Init9011:inst1|data[3]
To             : Init9011:inst1|SDAo
From Clock     : CLK27
To Clock       : CLK27
Failed Paths   : 0

Type           : Clock Hold: 'CLK27'
Slack          : -0.802 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : N/A
From           : HWReset9011_9034:inst4|HTXRST
To             : Init9011:inst1|WrDone
From Clock     : CLK27
To Clock       : CLK27
Failed Paths   : 1

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 1

--------------------------------------------------------------------------------------