ngd2vhdl.log

来自「用ISE中各种工具设计“运动计时表”.加深对FPGA/CPLD设计流程的理解」· LOG 代码 · 共 16 行

LOG
16
字号
Release 5.1i - ngd2vhdl F.23Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.ngd2vhdl: Reading design stopwatch.ngd ...ngd2vhdl: Specializing design ...ngd2vhdl: Adding the appropriate PHYSONLY signals to the appropriate simprims.ngd2vhdl: Specializing design completed.ngd2vhdl: Processing design ...ngd2vhdl:   Preping physical only global signals ...ngd2vhdl:   Preping design's networks ...ngd2vhdl:   Preping design's macros ...ngd2vhdl: Preping design completed.ngd2vhdl: Writing VHDL netlist stopwatch_translate.vhd ...ngd2vhdl: Completed writing file stopwatch_translate.vhd.ngd2vhdl: Total memory usage is 44800 kilobytes

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?