hdpdeps.ref

来自「Xilinx DDR2存储器接口调试代码」· REF 代码 · 共 140 行 · 第 1/2 页

V3 121
FL ../rtl/ddr2_32Mx32_parameters_0.v 2007/12/19.11:07:11 J.39
FL ../sim/ddr2_model_parameters.vh 2007/12/19.11:04:14 J.39
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32.v 2007/11/27.17:28:00 J.39
MO isim_temp/ddr2_32Mx32 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32.v \
      MI ddr2_32Mx32_infrastructure_top MI ddr2_32Mx32_main_0
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_addr_gen_0.v 2007/11/27.17:28:00 J.39 FL ../rtl/ddr2_32Mx32_parameters_0.v
MO isim_temp/ddr2_32Mx32_addr_gen_0 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_addr_gen_0.v
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_cal_ctl_0.v 2007/11/27.17:28:00 J.39
MO isim_temp/ddr2_32Mx32_cal_ctl \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_cal_ctl_0.v
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_cal_top.v 2007/11/27.17:28:00 J.39
MO isim_temp/ddr2_32Mx32_cal_top \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_cal_top.v \
      MI ddr2_32Mx32_cal_ctl MI ddr2_32Mx32_tap_dly
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_clk_dcm.v 2007/11/27.17:28:00 J.39
MO isim_temp/ddr2_32Mx32_clk_dcm \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_clk_dcm.v \
      MI BUFGMUX MI DCM
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_cmd_fsm_0.v 2007/11/27.17:28:00 J.39 FL ../rtl/ddr2_32Mx32_parameters_0.v
MO isim_temp/ddr2_32Mx32_cmd_fsm_0 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_cmd_fsm_0.v
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_cmp_data_0.v 2007/11/27.17:28:00 J.39 FL ../rtl/ddr2_32Mx32_parameters_0.v
MO isim_temp/ddr2_32Mx32_cmp_data_0 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_cmp_data_0.v
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_controller_0.v 2007/11/27.17:28:00 J.39 FL ../rtl/ddr2_32Mx32_parameters_0.v
MO isim_temp/ddr2_32Mx32_controller_0 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_controller_0.v \
      MI FD
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_controller_iobs_0.v 2007/11/27.17:28:00 J.39 FL ../rtl/ddr2_32Mx32_parameters_0.v
MO isim_temp/ddr2_32Mx32_controller_iobs_0 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_controller_iobs_0.v \
      MI FD MI IBUF MI OBUF
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_data_path_0.v 2007/11/27.17:28:00 J.39 FL ../rtl/ddr2_32Mx32_parameters_0.v
MO isim_temp/ddr2_32Mx32_data_path_0 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_data_path_0.v \
      MI ddr2_32Mx32_data_read_0 MI ddr2_32Mx32_data_read_controller_0 \
      MI ddr2_32Mx32_data_write_0
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_data_path_iobs_0.v 2007/11/27.17:28:00 J.39 FL ../rtl/ddr2_32Mx32_parameters_0.v
MO isim_temp/ddr2_32Mx32_data_path_iobs_0 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_data_path_iobs_0.v \
      MI ddr2_32Mx32_s3_dm_iob_0 MI ddr2_32Mx32_s3_dq_iob \
      MI ddr2_32Mx32_s3_dqs_iob
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_data_read_0.v 2007/11/27.17:28:00 J.39 FL ../rtl/ddr2_32Mx32_parameters_0.v
MO isim_temp/ddr2_32Mx32_data_read_0 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_data_read_0.v \
      MI ddr2_32Mx32_ram8d_0 MI ddr2_32Mx32_rd_gray_cntr
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_data_read_controller_0.v 2007/11/27.17:28:00 J.39 FL ../rtl/ddr2_32Mx32_parameters_0.v
MO isim_temp/ddr2_32Mx32_data_read_controller_0 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_data_read_controller_0.v \
      MI ddr2_32Mx32_dqs_delay MI ddr2_32Mx32_fifo_0_wr_en_0 \
      MI ddr2_32Mx32_fifo_1_wr_en_0 MI ddr2_32Mx32_wr_gray_cntr
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_data_write_0.v 2007/11/27.17:28:00 J.39 FL ../rtl/ddr2_32Mx32_parameters_0.v
MO isim_temp/ddr2_32Mx32_data_write_0 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_data_write_0.v
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_dqs_delay.v 2007/11/27.17:28:00 J.39
MO isim_temp/ddr2_32Mx32_dqs_delay \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_dqs_delay.v \
      MI LUT4
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_fifo_0_wr_en_0.v 2007/11/27.17:28:00 J.39
MO isim_temp/ddr2_32Mx32_fifo_0_wr_en_0 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_fifo_0_wr_en_0.v \
      MI FDCE
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_fifo_1_wr_en_0.v 2007/11/27.17:28:00 J.39
MO isim_temp/ddr2_32Mx32_fifo_1_wr_en_0 \
      FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_fifo_1_wr_en_0.v \
      MI FDCE
FL C:/Work/tutorials/Xilinx/3s1800ad_Starter/Xil3SD1800A_MIG_ISIM_vlog_v92/ddr2_32Mx32_vlog/ddr2_32Mx32/example_design/par/../rtl/ddr2_32Mx32_infrastructure.v 2007/11/27.17:28:00 J.39