ddr2_model_parameters.vh

Xilinx DDR2存储器接口调试代码

/****************************************************************************************
*
*   Disclaimer   This software code and all associated documentation, comments or other
*  of Warranty:  information (collectively "Software") is provided "AS IS" without
*                warranty of any kind. MICRON TECHNOLOGY, INC. ("MTI") EXPRESSLY
*                DISCLAIMS ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED
*                TO, NONINFRINGEMENT OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES
*                OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. MTI DOES NOT
*                WARRANT THAT THE SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE
*                OPERATION OF THE SOFTWARE WILL BE UNINTERRUPTED OR ERROR-FREE.
*                FURTHERMORE, MTI DOES NOT MAKE ANY REPRESENTATIONS REGARDING THE USE OR
*                THE RESULTS OF THE USE OF THE SOFTWARE IN TERMS OF ITS CORRECTNESS,
*                ACCURACY, RELIABILITY, OR OTHERWISE. THE ENTIRE RISK ARISING OUT OF USE
*                OR PERFORMANCE OF THE SOFTWARE REMAINS WITH YOU. IN NO EVENT SHALL MTI,
*                ITS AFFILIATED COMPANIES OR THEIR SUPPLIERS BE LIABLE FOR ANY DIRECT,
*                INDIRECT, CONSEQUENTIAL, INCIDENTAL, OR SPECIAL DAMAGES (INCLUDING,
*                WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION,
*                OR LOSS OF INFORMATION) ARISING OUT OF YOUR USE OF OR INABILITY TO USE
*                THE SOFTWARE, EVEN IF MTI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH
*                DAMAGES. Because some jurisdictions prohibit the exclusion or
*                limitation of liability for consequential or incidental damages, the
*                above limitation may not apply to you.
*
*                Copyright 2003 Micron Technology, Inc. All rights reserved.
*
****************************************************************************************/

    // Timing parameters based on Speed Grade

					  // SYMBOL UNITS DESCRIPTION
                                          // ------ ----- -----------
`ifdef x256Mb

   `ifdef sg25E
       parameter TCK_MIN          =    2500; // tCK    ps    Minimum Clock Cycle Time
       parameter TJIT_PER         =     100; // tJIT(per)  ps Period JItter
       parameter TJIT_DUTY        =     100; // tJIT(duty) ps Half Period Jitter
       parameter TJIT_CC          =     200; // tJIT(cc)   ps Cycle to Cycle jitter
       parameter TERR_2PER        =     150; // tERR(nper) ps Accumulated Error (2-cycle)
       parameter TERR_3PER        =     175; // tERR(nper) ps Accumulated Error (3-cycle)
       parameter TERR_4PER        =     200; // tERR(nper) ps Accumulated Error (4-cycle)
       parameter TERR_5PER        =     200; // tERR(nper) ps Accumulated Error (5-cycle)
       parameter TERR_N1PER       =     300; // tERR(nper) ps Accumulated Error (6-10-cycle)
       parameter TERR_N2PER       =     450; // tERR(nper) ps Accumulated Error (11-50-cycle)
       parameter TQHS             =     300; // tQHS   ps    Data hold skew factor
       parameter TAC              =     400; // tAC    ps    DQ output access time from CK/CK#
       parameter TDS              =      50; // tDS    ps    DQ and DM input setup time relative to DQS
       parameter TDH              =     125; // tDH    ps    DQ and DM input hold time relative to DQS
       parameter TDQSCK           =     350; // tDQSCK ps    DQS output access time from CK/CK#
       parameter TDQSQ            =     200; // tDQSQ  ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
       parameter TWPRE            =    0.35; // tWPRE  tCK   DQS Write Preamble
       parameter TIS              =     200; // tIS    ps    Input Setup Time
       parameter TIH              =     275; // tIH    ps    Input Hold Time
       parameter TRC              =   55000; // tRC    ps    Active to Active/Auto Refresh command time
       parameter TRCD             =   12000; // tRCD   ps    Active to Read/Write command time
       parameter TWTR             =    7500; // tWTR   ps    Write to Read command delay
       parameter TRP              =   12500; // tRP    ps    Precharge command period
       parameter TXARDS           =       8; // tXARDS tCK   Exit low power active power down to a read command
       parameter CL_TIME          =   12500; // CL     ps    Minimum CAS Latency
   `else `ifdef sg25
       parameter TCK_MIN          =    2500; // tCK    ps    Minimum Clock Cycle Time
       parameter TJIT_PER         =     100; // tJIT(per)  ps Period JItter
       parameter TJIT_DUTY        =     100; // tJIT(duty) ps Half Period Jitter
       parameter TJIT_CC          =     200; // tJIT(cc)   ps Cycle to Cycle jitter
       parameter TERR_2PER        =     150; // tERR(nper) ps Accumulated Error (2-cycle)
       parameter TERR_3PER        =     175; // tERR(nper) ps Accumulated Error (3-cycle)
       parameter TERR_4PER        =     200; // tERR(nper) ps Accumulated Error (4-cycle)
       parameter TERR_5PER        =     200; // tERR(nper) ps Accumulated Error (5-cycle)
       parameter TERR_N1PER       =     300; // tERR(nper) ps Accumulated Error (6-10-cycle)
       parameter TERR_N2PER       =     450; // tERR(nper) ps Accumulated Error (11-50-cycle)
       parameter TQHS             =     300; // tQHS   ps    Data hold skew factor
       parameter TAC              =     400; // tAC    ps    DQ output access time from CK/CK#
       parameter TDS              =      50; // tDS    ps    DQ and DM input setup time relative to DQS
       parameter TDH              =     125; // tDH    ps    DQ and DM input hold time relative to DQS
       parameter TDQSCK           =     350; // tDQSCK ps    DQS output access time from CK/CK#
       parameter TDQSQ            =     200; // tDQSQ  ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
       parameter TWPRE            =    0.35; // tWPRE  tCK   DQS Write Preamble
       parameter TIS              =     200; // tIS    ps    Input Setup Time
       parameter TIH              =     275; // tIH    ps    Input Hold Time
       parameter TRC              =   55000; // tRC    ps    Active to Active/Auto Refresh command time
       parameter TRCD             =   15000; // tRCD   ps    Active to Read/Write command time
       parameter TWTR             =   10000; // tWTR   ps    Write to Read command delay
       parameter TRP              =   15000; // tRP    ps    Precharge command period
       parameter TXARDS           =       8; // tXARDS tCK   Exit low power active power down to a read command
       parameter CL_TIME          =   15000; // CL     ps    Minimum CAS Latency
   `else `ifdef sg3E
       parameter TCK_MIN          =    3000; // tCK    ps    Minimum Clock Cycle Time
       parameter TJIT_PER         =     125; // tJIT(per)  ps Period JItter
       parameter TJIT_DUTY        =     125; // tJIT(duty) ps Half Period Jitter
       parameter TJIT_CC          =     250; // tJIT(cc)   ps Cycle to Cycle jitter
       parameter TERR_2PER        =     175; // tERR(nper) ps Accumulated Error (2-cycle)
       parameter TERR_3PER        =     225; // tERR(nper) ps Accumulated Error (3-cycle)
       parameter TERR_4PER        =     250; // tERR(nper) ps Accumulated Error (4-cycle)
       parameter TERR_5PER        =     250; // tERR(nper) ps Accumulated Error (5-cycle)
       parameter TERR_N1PER       =     350; // tERR(nper) ps Accumulated Error (6-10-cycle)
       parameter TERR_N2PER       =     450; // tERR(nper) ps Accumulated Error (11-50-cycle)
       parameter TQHS             =     340; // tQHS   ps    Data hold skew factor
       parameter TAC              =     450; // tAC    ps    DQ output access time from CK/CK#
       parameter TDS              =     100; // tDS    ps    DQ and DM input setup time relative to DQS
       parameter TDH              =     175; // tDH    ps    DQ and DM input hold time relative to DQS
       parameter TDQSCK           =     400; // tDQSCK ps    DQS output access time from CK/CK#
       parameter TDQSQ            =     240; // tDQSQ  ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
       parameter TWPRE            =    0.35; // tWPRE  tCK   DQS Write Preamble
       parameter TIS              =     200; // tIS    ps    Input Setup Time
       parameter TIH              =     275; // tIH    ps    Input Hold Time
       parameter TRC              =   54000; // tRC    ps    Active to Active/Auto Refresh command time
       parameter TRCD             =   12000; // tRCD   ps    Active to Read/Write command time
       parameter TWTR             =    7500; // tWTR   ps    Write to Read command delay
       parameter TRP              =   12000; // tRP    ps    Precharge command period
       parameter TXARDS           =       7; // tXARDS tCK   Exit low power active power down to a read command
       parameter CL_TIME          =   12000; // CL     ps    Minimum CAS Latency
   `else `ifdef sg3
       parameter TCK_MIN          =    3000; // tCK    ps    Minimum Clock Cycle Time
       parameter TJIT_PER         =     125; // tJIT(per)  ps Period JItter
       parameter TJIT_DUTY        =     125; // tJIT(duty) ps Half Period Jitter
       parameter TJIT_CC          =     250; // tJIT(cc)   ps Cycle to Cycle jitter
       parameter TERR_2PER        =     175; // tERR(nper) ps Accumulated Error (2-cycle)
       parameter TERR_3PER        =     225; // tERR(nper) ps Accumulated Error (3-cycle)
       parameter TERR_4PER        =     250; // tERR(nper) ps Accumulated Error (4-cycle)
       parameter TERR_5PER        =     250; // tERR(nper) ps Accumulated Error (5-cycle)
       parameter TERR_N1PER       =     350; // tERR(nper) ps Accumulated Error (6-10-cycle)
       parameter TERR_N2PER       =     450; // tERR(nper) ps Accumulated Error (11-50-cycle)
       parameter TQHS             =     340; // tQHS   ps    Data hold skew factor
       parameter TAC              =     450; // tAC    ps    DQ output access time from CK/CK#
       parameter TDS              =     100; // tDS    ps    DQ and DM input setup time relative to DQS
       parameter TDH              =     175; // tDH    ps    DQ and DM input hold time relative to DQS
       parameter TDQSCK           =     400; // tDQSCK ps    DQS output access time from CK/CK#
       parameter TDQSQ            =     240; // tDQSQ  ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
       parameter TWPRE            =    0.35; // tWPRE  tCK   DQS Write Preamble
       parameter TIS              =     200; // tIS    ps    Input Setup Time
       parameter TIH              =     275; // tIH    ps    Input Hold Time
       parameter TRC              =   55000; // tRC    ps    Active to Active/Auto Refresh command time
       parameter TRCD             =   15000; // tRCD   ps    Active to Read/Write command time
       parameter TWTR             =    7500; // tWTR   ps    Write to Read command delay
       parameter TRP              =   15000; // tRP    ps    Precharge command period
       parameter TXARDS           =       7; // tXARDS tCK   Exit low power active power down to a read command
       parameter CL_TIME          =   15000; // CL     ps    Minimum CAS Latency
   `else `ifdef sg37E
       parameter TCK_MIN          =    3750; // tCK    ps    Minimum Clock Cycle Time
       parameter TJIT_PER         =     125; // tJIT(per)  ps Period JItter
       parameter TJIT_DUTY        =     125; // tJIT(duty) ps Half Period Jitter
       parameter TJIT_CC          =     250; // tJIT(cc)   ps Cycle to Cycle jitter
       parameter TERR_2PER        =     175; // tERR(nper) ps Accumulated Error (2-cycle)
       parameter TERR_3PER        =     225; // tERR(nper) ps Accumulated Error (3-cycle)
       parameter TERR_4PER        =     250; // tERR(nper) ps Accumulated Error (4-cycle)
       parameter TERR_5PER        =     250; // tERR(nper) ps Accumulated Error (5-cycle)
       parameter TERR_N1PER       =     350; // tERR(nper) ps Accumulated Error (6-10-cycle)
       parameter TERR_N2PER       =     450; // tERR(nper) ps Accumulated Error (11-50-cycle)
       parameter TQHS             =     400; // tQHS   ps    Data hold skew factor
       parameter TAC              =     500; // tAC    ps    DQ output access time from CK/CK#
       parameter TDS              =     100; // tDS    ps    DQ and DM input setup time relative to DQS
       parameter TDH              =     225; // tDH    ps    DQ and DM input hold time relative to DQS
       parameter TDQSCK           =     450; // tDQSCK ps    DQS output access time from CK/CK#
       parameter TDQSQ            =     300; // tDQSQ  ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
       parameter TWPRE            =    0.25; // tWPRE  tCK   DQS Write Preamble