lock.map.eqn

这个是我毕业设计的最初方案 8位二进制密码锁

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--E1L42Q is cornaa:inst10|lt~reg0
--operation mode is normal

E1L42Q_lut_out = E1L42Q # A1L39 & (!A1L40);
E1L42Q = DFFEAS(E1L42Q_lut_out, clk, clr, , , , , , );


--E1_lf is cornaa:inst10|lf
--operation mode is normal

E1_lf_lut_out = E1_lf # !E1L42Q & !A1L39 & !A1L40;
E1_lf = DFFEAS(E1_lf_lut_out, clk, clr, , , , , , );


--E1_bcd1[0] is cornaa:inst10|bcd1[0]
--operation mode is normal

E1_bcd1[0]_lut_out = E1_shift[4];
E1_bcd1[0] = DFFEAS(E1_bcd1[0]_lut_out, clk, VCC, , E1L13, , , , );


--E1_bcd1[1] is cornaa:inst10|bcd1[1]
--operation mode is normal

E1_bcd1[1]_lut_out = E1_shift[5];
E1_bcd1[1] = DFFEAS(E1_bcd1[1]_lut_out, clk, VCC, , E1L13, , , , );


--E1_bcd1[2] is cornaa:inst10|bcd1[2]
--operation mode is normal

E1_bcd1[2]_lut_out = E1_shift[6];
E1_bcd1[2] = DFFEAS(E1_bcd1[2]_lut_out, clk, VCC, , E1L13, , , , );


--E1_bcd1[3] is cornaa:inst10|bcd1[3]
--operation mode is normal

E1_bcd1[3]_lut_out = E1_shift[7];
E1_bcd1[3] = DFFEAS(E1_bcd1[3]_lut_out, clk, VCC, , E1L13, , , , );


--D1L7 is decoder7:inst8|dout[6]~191
--operation mode is normal

D1L7 = E1_bcd1[0] & (E1_bcd1[3] # E1_bcd1[1] $ E1_bcd1[2]) # !E1_bcd1[0] & (E1_bcd1[1] # E1_bcd1[2] $ E1_bcd1[3]);


--D1L6 is decoder7:inst8|dout[5]~192
--operation mode is normal

D1L6 = E1_bcd1[0] & (E1_bcd1[3] $ (E1_bcd1[1] # !E1_bcd1[2])) # !E1_bcd1[0] & E1_bcd1[1] & !E1_bcd1[2] & !E1_bcd1[3];


--D1L5 is decoder7:inst8|dout[4]~193
--operation mode is normal

D1L5 = E1_bcd1[1] & E1_bcd1[0] & (!E1_bcd1[3]) # !E1_bcd1[1] & (E1_bcd1[2] & (!E1_bcd1[3]) # !E1_bcd1[2] & E1_bcd1[0]);


--D1L4 is decoder7:inst8|dout[3]~194
--operation mode is normal

D1L4 = E1_bcd1[1] & (E1_bcd1[0] & E1_bcd1[2] # !E1_bcd1[0] & !E1_bcd1[2] & E1_bcd1[3]) # !E1_bcd1[1] & !E1_bcd1[3] & (E1_bcd1[0] $ E1_bcd1[2]);


--D1L3 is decoder7:inst8|dout[2]~195
--operation mode is normal

D1L3 = E1_bcd1[0] & E1_bcd1[3] & (E1_bcd1[1] $ E1_bcd1[2]) # !E1_bcd1[0] & E1_bcd1[1] & !E1_bcd1[2] & !E1_bcd1[3];


--D1L2 is decoder7:inst8|dout[1]~196
--operation mode is normal

D1L2 = E1_bcd1[1] & (E1_bcd1[0] & (E1_bcd1[3]) # !E1_bcd1[0] & E1_bcd1[2]) # !E1_bcd1[1] & E1_bcd1[2] & (E1_bcd1[0] $ E1_bcd1[3]);


--D1L1 is decoder7:inst8|dout[0]~197
--operation mode is normal

D1L1 = E1_bcd1[1] & (E1_bcd1[2] & E1_bcd1[3]) # !E1_bcd1[1] & (E1_bcd1[0] & !E1_bcd1[2] & !E1_bcd1[3] # !E1_bcd1[0] & E1_bcd1[2]);


--E1_bcd2[0] is cornaa:inst10|bcd2[0]
--operation mode is normal

E1_bcd2[0]_lut_out = E1_shift[0];
E1_bcd2[0] = DFFEAS(E1_bcd2[0]_lut_out, clk, VCC, , E1L13, , , , );


--E1_bcd2[1] is cornaa:inst10|bcd2[1]
--operation mode is normal

E1_bcd2[1]_lut_out = E1_shift[1];
E1_bcd2[1] = DFFEAS(E1_bcd2[1]_lut_out, clk, VCC, , E1L13, , , , );


--E1_bcd2[2] is cornaa:inst10|bcd2[2]
--operation mode is normal

E1_bcd2[2]_lut_out = E1_shift[2];
E1_bcd2[2] = DFFEAS(E1_bcd2[2]_lut_out, clk, VCC, , E1L13, , , , );


--E1_bcd2[3] is cornaa:inst10|bcd2[3]
--operation mode is normal

E1_bcd2[3]_lut_out = E1_shift[3];
E1_bcd2[3] = DFFEAS(E1_bcd2[3]_lut_out, clk, VCC, , E1L13, , , , );


--D2L7 is decoder7:inst9|dout[6]~191
--operation mode is normal

D2L7 = E1_bcd2[0] & (E1_bcd2[3] # E1_bcd2[1] $ E1_bcd2[2]) # !E1_bcd2[0] & (E1_bcd2[1] # E1_bcd2[2] $ E1_bcd2[3]);


--D2L6 is decoder7:inst9|dout[5]~192
--operation mode is normal

D2L6 = E1_bcd2[0] & (E1_bcd2[3] $ (E1_bcd2[1] # !E1_bcd2[2])) # !E1_bcd2[0] & E1_bcd2[1] & !E1_bcd2[2] & !E1_bcd2[3];


--D2L5 is decoder7:inst9|dout[4]~193
--operation mode is normal

D2L5 = E1_bcd2[1] & E1_bcd2[0] & (!E1_bcd2[3]) # !E1_bcd2[1] & (E1_bcd2[2] & (!E1_bcd2[3]) # !E1_bcd2[2] & E1_bcd2[0]);


--D2L4 is decoder7:inst9|dout[3]~194
--operation mode is normal

D2L4 = E1_bcd2[1] & (E1_bcd2[0] & E1_bcd2[2] # !E1_bcd2[0] & !E1_bcd2[2] & E1_bcd2[3]) # !E1_bcd2[1] & !E1_bcd2[3] & (E1_bcd2[0] $ E1_bcd2[2]);


--D2L3 is decoder7:inst9|dout[2]~195
--operation mode is normal

D2L3 = E1_bcd2[0] & E1_bcd2[3] & (E1_bcd2[1] $ E1_bcd2[2]) # !E1_bcd2[0] & E1_bcd2[1] & !E1_bcd2[2] & !E1_bcd2[3];


--D2L2 is decoder7:inst9|dout[1]~196
--operation mode is normal

D2L2 = E1_bcd2[1] & (E1_bcd2[0] & (E1_bcd2[3]) # !E1_bcd2[0] & E1_bcd2[2]) # !E1_bcd2[1] & E1_bcd2[2] & (E1_bcd2[0] $ E1_bcd2[3]);


--D2L1 is decoder7:inst9|dout[0]~197
--operation mode is normal

D2L1 = E1_bcd2[1] & (E1_bcd2[2] & E1_bcd2[3]) # !E1_bcd2[1] & (E1_bcd2[0] & !E1_bcd2[2] & !E1_bcd2[3] # !E1_bcd2[0] & E1_bcd2[2]);


--E1_lam[7] is cornaa:inst10|lam[7]
--operation mode is normal

E1_lam[7]_lut_out = E1_lam[6];
E1_lam[7] = DFFEAS(E1_lam[7]_lut_out, clk, clr, , E1L30, , , , );


--E1_lam[6] is cornaa:inst10|lam[6]
--operation mode is normal

E1_lam[6]_lut_out = E1_lam[5];
E1_lam[6] = DFFEAS(E1_lam[6]_lut_out, clk, clr, , E1L30, , , , );


--E1_lam[5] is cornaa:inst10|lam[5]
--operation mode is normal

E1_lam[5]_lut_out = E1_lam[4];
E1_lam[5] = DFFEAS(E1_lam[5]_lut_out, clk, clr, , E1L30, , , , );


--E1_lam[4] is cornaa:inst10|lam[4]
--operation mode is normal

E1_lam[4]_lut_out = E1_lam[3];
E1_lam[4] = DFFEAS(E1_lam[4]_lut_out, clk, clr, , E1L30, , , , );


--E1_lam[3] is cornaa:inst10|lam[3]
--operation mode is normal

E1_lam[3]_lut_out = E1_lam[2];
E1_lam[3] = DFFEAS(E1_lam[3]_lut_out, clk, clr, , E1L30, , , , );


--E1_lam[2] is cornaa:inst10|lam[2]
--operation mode is normal

E1_lam[2]_lut_out = E1_lam[1];
E1_lam[2] = DFFEAS(E1_lam[2]_lut_out, clk, clr, , E1L30, , , , );


--E1_lam[1] is cornaa:inst10|lam[1]
--operation mode is normal

E1_lam[1]_lut_out = E1_lam[0];
E1_lam[1] = DFFEAS(E1_lam[1]_lut_out, clk, clr, , E1L30, , , , );


--E1_lam[0] is cornaa:inst10|lam[0]
--operation mode is normal

E1_lam[0]_lut_out = E1L30 & (!E1L42Q) # !E1L30 & E1_lam[0];
E1_lam[0] = DFFEAS(E1_lam[0]_lut_out, clk, clr, , , , , , );


--E1_shift[1] is cornaa:inst10|shift[1]
--operation mode is normal

E1_shift[1]_lut_out = E1_shift[0];
E1_shift[1] = DFFEAS(E1_shift[1]_lut_out, clk, clr, , E1L14, , , , );


--E1_shift[7] is cornaa:inst10|shift[7]
--operation mode is normal

E1_shift[7]_lut_out = E1_shift[6];
E1_shift[7] = DFFEAS(E1_shift[7]_lut_out, clk, clr, , E1L14, , , , );


--E1_lock[7] is cornaa:inst10|lock[7]
--operation mode is normal

E1_lock[7]_lut_out = E1_lock[6];
E1_lock[7] = DFFEAS(E1_lock[7]_lut_out, clk, VCC, , E1L41, , , , );


--E1_lock[1] is cornaa:inst10|lock[1]
--operation mode is normal

E1_lock[1]_lut_out = E1_lock[0];
E1_lock[1] = DFFEAS(E1_lock[1]_lut_out, clk, VCC, , E1L41, , , , );


--A1L35 is rtl~235
--operation mode is normal

A1L35 = E1_shift[1] & E1_lock[1] & (E1_shift[7] $ !E1_lock[7]) # !E1_shift[1] & !E1_lock[1] & (E1_shift[7] $ !E1_lock[7]);


--E1_shift[0] is cornaa:inst10|shift[0]
--operation mode is normal

E1_shift[0]_lut_out = C1L1;
E1_shift[0] = DFFEAS(E1_shift[0]_lut_out, clk, clr, , E1L14, , , , );


--E1_shift[5] is cornaa:inst10|shift[5]
--operation mode is normal

E1_shift[5]_lut_out = E1_shift[4];
E1_shift[5] = DFFEAS(E1_shift[5]_lut_out, clk, clr, , E1L14, , , , );


--E1_lock[5] is cornaa:inst10|lock[5]
--operation mode is normal

E1_lock[5]_lut_out = E1_lock[4];
E1_lock[5] = DFFEAS(E1_lock[5]_lut_out, clk, VCC, , E1L41, , , , );


--E1_lock[0] is cornaa:inst10|lock[0]
--operation mode is normal

E1_lock[0]_lut_out = C1L1;
E1_lock[0] = DFFEAS(E1_lock[0]_lut_out, clk, VCC, , E1L41, , , , );


--A1L36 is rtl~236
--operation mode is normal

A1L36 = E1_shift[0] & E1_lock[0] & (E1_shift[5] $ !E1_lock[5]) # !E1_shift[0] & !E1_lock[0] & (E1_shift[5] $ !E1_lock[5]);


--E1_shift[3] is cornaa:inst10|shift[3]
--operation mode is normal

E1_shift[3]_lut_out = E1_shift[2];
E1_shift[3] = DFFEAS(E1_shift[3]_lut_out, clk, clr, , E1L14, , , , );


--E1_shift[4] is cornaa:inst10|shift[4]
--operation mode is normal

E1_shift[4]_lut_out = E1_shift[3];
E1_shift[4] = DFFEAS(E1_shift[4]_lut_out, clk, clr, , E1L14, , , , );


--E1_lock[4] is cornaa:inst10|lock[4]
--operation mode is normal

E1_lock[4]_lut_out = E1_lock[3];
E1_lock[4] = DFFEAS(E1_lock[4]_lut_out, clk, VCC, , E1L41, , , , );


--E1_lock[3] is cornaa:inst10|lock[3]
--operation mode is normal

E1_lock[3]_lut_out = E1_lock[2];
E1_lock[3] = DFFEAS(E1_lock[3]_lut_out, clk, VCC, , E1L41, , , , );


--A1L37 is rtl~237
--operation mode is normal

A1L37 = E1_shift[3] & E1_lock[3] & (E1_shift[4] $ !E1_lock[4]) # !E1_shift[3] & !E1_lock[3] & (E1_shift[4] $ !E1_lock[4]);


--E1_shift[6] is cornaa:inst10|shift[6]
--operation mode is normal

E1_shift[6]_lut_out = E1_shift[5];
E1_shift[6] = DFFEAS(E1_shift[6]_lut_out, clk, clr, , E1L14, , , , );


--E1_shift[2] is cornaa:inst10|shift[2]
--operation mode is normal

E1_shift[2]_lut_out = E1_shift[1];
E1_shift[2] = DFFEAS(E1_shift[2]_lut_out, clk, clr, , E1L14, , , , );


--E1_lock[2] is cornaa:inst10|lock[2]
--operation mode is normal

E1_lock[2]_lut_out = E1_lock[1];
E1_lock[2] = DFFEAS(E1_lock[2]_lut_out, clk, VCC, , E1L41, , , , );


--E1_lock[6] is cornaa:inst10|lock[6]
--operation mode is normal

E1_lock[6]_lut_out = E1_lock[5];
E1_lock[6] = DFFEAS(E1_lock[6]_lut_out, clk, VCC, , E1L41, , , , );


--A1L38 is rtl~238
--operation mode is normal

A1L38 = E1_shift[6] & E1_lock[6] & (E1_shift[2] $ !E1_lock[2]) # !E1_shift[6] & !E1_lock[6] & (E1_shift[2] $ !E1_lock[2]);


--A1L39 is rtl~239
--operation mode is normal

A1L39 = A1L35 & A1L36 & A1L37 & A1L38;


--E1_a[2] is cornaa:inst10|a[2]
--operation mode is normal

E1_a[2]_lut_out = E1_a[2] $ (!E1L6 & E1_a[1] & E1_a[0]);
E1_a[2] = DFFEAS(E1_a[2]_lut_out, clk, clr, , , , , , );


--E1_a[1] is cornaa:inst10|a[1]
--operation mode is normal

E1_a[1]_lut_out = E1_a[1] $ (!E1L6 & (E1_a[0]));
E1_a[1] = DFFEAS(E1_a[1]_lut_out, clk, clr, , , , , , );


--E1_a[0] is cornaa:inst10|a[0]
--operation mode is normal

E1_a[0]_lut_out = E1L42Q & E1_a[0] # !E1L42Q & A1L40 & (E1_a[0] $ !E1L47);
E1_a[0] = DFFEAS(E1_a[0]_lut_out, clk, clr, , , , , , );


--E1_a[3] is cornaa:inst10|a[3]
--operation mode is normal

E1_a[3]_lut_out = E1L6 & E1_a[3] # !E1L6 & A1L40 & (E1_a[3] $ E1L7);
E1_a[3] = DFFEAS(E1_a[3]_lut_out, clk, clr, , , , , , );


--A1L40 is rtl~240
--operation mode is normal

A1L40 = E1_a[2] # E1_a[1] # E1_a[0] # !E1_a[3];


--B1_clk1 is fen:inst|clk1
--operation mode is normal

B1_clk1_lut_out = A1L45;
B1_clk1 = DFFEAS(B1_clk1_lut_out, clk, VCC, , , , , , );


--C2_tmp3 is xiaopro:inst2|tmp3
--operation mode is normal

C2_tmp3_lut_out = !C2_tmp1;
C2_tmp3 = DFFEAS(C2_tmp3_lut_out, !B1_clk1, VCC, , , , , , );


--C2_tmp1 is xiaopro:inst2|tmp1
--operation mode is normal

C2_tmp1_lut_out = !k0;
C2_tmp1 = DFFEAS(C2_tmp1_lut_out, !B1_clk1, VCC, , , , , , );


--C1_tmp3 is xiaopro:inst1|tmp3
--operation mode is normal

C1_tmp3_lut_out = !C1_tmp1;
C1_tmp3 = DFFEAS(C1_tmp3_lut_out, !B1_clk1, VCC, , , , , , );


--C1_tmp1 is xiaopro:inst1|tmp1
--operation mode is normal

C1_tmp1_lut_out = !k1;
C1_tmp1 = DFFEAS(C1_tmp1_lut_out, !B1_clk1, VCC, , , , , , );


--C1L1 is xiaopro:inst1|b~23
--operation mode is normal

C1L1 = B1_clk1 & C1_tmp3 & C1_tmp1;


--E1L47 is cornaa:inst10|shift[2]~126
--operation mode is normal

E1L47 = !C1L1 & (!C2_tmp1 # !C2_tmp3 # !B1_clk1);


--E1L13 is cornaa:inst10|bcd1[3]~82
--operation mode is normal

E1L13 = A1L40 & clr & !E1L42Q & !E1L47;


--E1_la is cornaa:inst10|la
--operation mode is normal

E1_la_lut_out = E1_la # E1L42Q & (!load);
E1_la = DFFEAS(E1_la_lut_out, clk, clr, , , , , , );


--E1L30 is cornaa:inst10|lam[7]~325
--operation mode is normal

E1L30 = !E1L47 & (E1L42Q & (E1_la) # !E1L42Q & A1L40);


--E1L14 is cornaa:inst10|bcd1[3]~83
--operation mode is normal

E1L14 = A1L40 & (!E1L42Q & !E1L47);


--E1L41 is cornaa:inst10|lock[7]~97
--operation mode is normal

E1L41 = E1L42Q & clr & E1_la & !E1L47;


--E1L6 is cornaa:inst10|a[3]~476
--operation mode is normal

E1L6 = E1L42Q # A1L40 & E1L47;