uart.tan.summary

来自「quatus II 环境下vhdl实现RS232功能」· SUMMARY 代码 · 共 97 行

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.612 ns
From           : sel[1]
To             : uart:inst|uart_receiver:inst|RDR[2]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 25.988 ns
From           : uart:inst|br_gen:inst2|ctr3[2]
To             : txd_doneH
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 5.082 ns
From           : rst_n
To             : scan:inst6|bin[3]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 45.09 MHz ( period = 22.177 ns )
From           : uart:inst|br_gen:inst2|ctr3[2]
To             : uart:inst|uart_transmitter:inst1|bct[1]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'sel[1]'
Slack          : N/A
Required Time  : None
Actual Time    : 236.13 MHz ( period = 4.235 ns )
From           : uart:inst|br_gen:inst2|ctr3[2]
To             : uart:inst|br_gen:inst2|ctr3[2]
From Clock     : sel[1]
To Clock       : sel[1]
Failed Paths   : 0

Type           : Clock Setup: 'sel[0]'
Slack          : N/A
Required Time  : None
Actual Time    : 286.70 MHz ( period = 3.488 ns )
From           : uart:inst|br_gen:inst2|ctr3[2]
To             : uart:inst|br_gen:inst2|ctr3[2]
From Clock     : sel[0]
To Clock       : sel[0]
Failed Paths   : 0

Type           : Clock Setup: 'sel[2]'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 304.04 MHz ( period = 3.289 ns )
From           : uart:inst|br_gen:inst2|ctr3[2]
To             : uart:inst|br_gen:inst2|ctr3[2]
From Clock     : sel[2]
To Clock       : sel[2]
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : scan:inst6|min_one[1]
To             : scan:inst6|bin[1]
From Clock     : clk
To Clock       : clk
Failed Paths   : 19

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 19

--------------------------------------------------------------------------------------