play.tan.summary

通过VERILOG HDL语言使用CPLD连接PS2键盘.

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 6.600 ns
From           : audiof
To             : audio
From Clock     : sys_CLK
To Clock       : 
Failed Paths   : 0

Type           : Clock Setup: 'sys_CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 70.92 MHz ( period = 14.100 ns )
From           : counter4Hz[1]
To             : counter4Hz[22]
From Clock     : sys_CLK
To Clock       : sys_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------