⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 sinout.vqm

📁 基于MATLAB/DSP Build可控信号发生器
💻 VQM
📖 第 1 页 / 共 4 页
字号:
defparam \Mux2~149_I .synch_mode = "off";
defparam \Mux2~149_I .register_cascade_mode = "off";
defparam \Mux2~149_I .sum_lutc_input = "datac";
defparam \Mux2~149_I .lut_mask = "A02A";
defparam \Mux2~149_I .output_mode = "comb_only";

cyclone_lcell \Mux2~147_I (
	.dataa(\IncDec:IncCounti|counter[3] ),
	.datab(\IncDec:IncCounti|counter[2] ),
	.datac(\IncDec:IncCounti|counter[1] ),
	.datad(\IncDec:IncCounti|counter[0] ),
	.combout(\Mux2~147 ));
defparam \Mux2~147_I .operation_mode = "normal";
defparam \Mux2~147_I .synch_mode = "off";
defparam \Mux2~147_I .register_cascade_mode = "off";
defparam \Mux2~147_I .sum_lutc_input = "datac";
defparam \Mux2~147_I .lut_mask = "BEAC";
defparam \Mux2~147_I .output_mode = "comb_only";

cyclone_lcell \Mux2~148_I (
	.dataa(\IncDec:IncCounti|counter[3] ),
	.datab(\IncDec:IncCounti|counter[2] ),
	.datac(\IncDec:IncCounti|counter[1] ),
	.datad(\IncDec:IncCounti|counter[0] ),
	.combout(\Mux2~148 ));
defparam \Mux2~148_I .operation_mode = "normal";
defparam \Mux2~148_I .synch_mode = "off";
defparam \Mux2~148_I .register_cascade_mode = "off";
defparam \Mux2~148_I .sum_lutc_input = "datac";
defparam \Mux2~148_I .lut_mask = "4152";
defparam \Mux2~148_I .output_mode = "comb_only";

cyclone_lcell \SDelay:Delayi|result~481_I (
	.dataa(\SDelay:Delayi|result~470 ),
	.datab(\SDelay:Delayi|result~471 ),
	.datac(\Mux2~147 ),
	.datad(\Mux2~148 ),
	.combout(\SDelay:Delayi|result~481 ));
defparam \SDelay:Delayi|result~481_I .operation_mode = "normal";
defparam \SDelay:Delayi|result~481_I .synch_mode = "off";
defparam \SDelay:Delayi|result~481_I .register_cascade_mode = "off";
defparam \SDelay:Delayi|result~481_I .sum_lutc_input = "datac";
defparam \SDelay:Delayi|result~481_I .lut_mask = "ECA0";
defparam \SDelay:Delayi|result~481_I .output_mode = "comb_only";

cyclone_lcell \SDelay:Delayi|result[5]~I (
	.clk(clock),
	.dataa(\SDelay:Delayi|result~468 ),
	.datab(\Mux2~149 ),
	.datac(\SDelay:Delayi|result~467 ),
	.datad(\SDelay:Delayi|result~481 ),
	.aclr(gnd),
	.regout(\SDelay:Delayi|result[5] ));
defparam \SDelay:Delayi|result[5]~I .operation_mode = "normal";
defparam \SDelay:Delayi|result[5]~I .synch_mode = "off";
defparam \SDelay:Delayi|result[5]~I .register_cascade_mode = "off";
defparam \SDelay:Delayi|result[5]~I .sum_lutc_input = "datac";
defparam \SDelay:Delayi|result[5]~I .lut_mask = "FFE2";
defparam \SDelay:Delayi|result[5]~I .output_mode = "reg_only";

cyclone_lcell \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~71_I (
	.dataa(\SDelay:Delayi|result[5] ),
	.datab(iSinctrls),
	.cin(\AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~70 ),
	.combout(\AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~71 ),
	.cout(\AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72 ));
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~71_I .operation_mode = "arithmetic";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~71_I .synch_mode = "off";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~71_I .register_cascade_mode = "off";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~71_I .sum_lutc_input = "cin";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~71_I .lut_mask = "B4BF";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~71_I .output_mode = "comb_only";

cyclone_lcell \Mux1~157_I (
	.dataa(\IncDec:IncCounti|counter[2] ),
	.datab(\IncDec:IncCounti|counter[1] ),
	.datac(\IncDec:IncCounti|counter[0] ),
	.datad(\IncDec:IncCounti|counter[3] ),
	.combout(\Mux1~157 ));
defparam \Mux1~157_I .operation_mode = "normal";
defparam \Mux1~157_I .synch_mode = "off";
defparam \Mux1~157_I .register_cascade_mode = "off";
defparam \Mux1~157_I .sum_lutc_input = "datac";
defparam \Mux1~157_I .lut_mask = "0076";
defparam \Mux1~157_I .output_mode = "comb_only";

cyclone_lcell \Mux1~156_I (
	.dataa(\IncDec:IncCounti|counter[0] ),
	.datab(\IncDec:IncCounti|counter[3] ),
	.datac(\IncDec:IncCounti|counter[1] ),
	.datad(\IncDec:IncCounti|counter[2] ),
	.combout(\Mux1~156 ));
defparam \Mux1~156_I .operation_mode = "normal";
defparam \Mux1~156_I .synch_mode = "off";
defparam \Mux1~156_I .register_cascade_mode = "off";
defparam \Mux1~156_I .sum_lutc_input = "datac";
defparam \Mux1~156_I .lut_mask = "CC80";
defparam \Mux1~156_I .output_mode = "comb_only";

cyclone_lcell \SDelay:Delayi|result~484_I (
	.dataa(\IncDec:IncCounti|counter[4] ),
	.datab(sclrp),
	.datac(\IncDec:IncCounti|counter[5] ),
	.datad(\Mux1~156 ),
	.combout(\SDelay:Delayi|result~484 ));
defparam \SDelay:Delayi|result~484_I .operation_mode = "normal";
defparam \SDelay:Delayi|result~484_I .synch_mode = "off";
defparam \SDelay:Delayi|result~484_I .register_cascade_mode = "off";
defparam \SDelay:Delayi|result~484_I .sum_lutc_input = "datac";
defparam \SDelay:Delayi|result~484_I .lut_mask = "2002";
defparam \SDelay:Delayi|result~484_I .output_mode = "comb_only";

cyclone_lcell \SDelay:Delayi|result~483_I (
	.dataa(\IncDec:IncCounti|counter[3] ),
	.datab(\IncDec:IncCounti|counter[2] ),
	.datac(\IncDec:IncCounti|counter[1] ),
	.datad(\SDelay:Delayi|result~470 ),
	.combout(\SDelay:Delayi|result~483 ));
defparam \SDelay:Delayi|result~483_I .operation_mode = "normal";
defparam \SDelay:Delayi|result~483_I .synch_mode = "off";
defparam \SDelay:Delayi|result~483_I .register_cascade_mode = "off";
defparam \SDelay:Delayi|result~483_I .sum_lutc_input = "datac";
defparam \SDelay:Delayi|result~483_I .lut_mask = "EA00";
defparam \SDelay:Delayi|result~483_I .output_mode = "comb_only";

cyclone_lcell \SDelay:Delayi|result[6]~I (
	.clk(clock),
	.dataa(\SDelay:Delayi|result~471 ),
	.datab(\Mux1~157 ),
	.datac(\SDelay:Delayi|result~484 ),
	.datad(\SDelay:Delayi|result~483 ),
	.aclr(gnd),
	.regout(\SDelay:Delayi|result[6] ));
defparam \SDelay:Delayi|result[6]~I .operation_mode = "normal";
defparam \SDelay:Delayi|result[6]~I .synch_mode = "off";
defparam \SDelay:Delayi|result[6]~I .register_cascade_mode = "off";
defparam \SDelay:Delayi|result[6]~I .sum_lutc_input = "datac";
defparam \SDelay:Delayi|result[6]~I .lut_mask = "FFF8";
defparam \SDelay:Delayi|result[6]~I .output_mode = "reg_only";

cyclone_lcell \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73_I (
	.dataa(\SDelay:Delayi|result[6] ),
	.datab(iSinctrls),
	.cin(\AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~72 ),
	.combout(\AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73 ),
	.cout(\AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~74 ));
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73_I .operation_mode = "arithmetic";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73_I .synch_mode = "off";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73_I .register_cascade_mode = "off";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73_I .sum_lutc_input = "cin";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73_I .lut_mask = "4B04";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73_I .output_mode = "comb_only";

cyclone_lcell \SDelay:Delayi|result~486_I (
	.dataa(\IncDec:IncCounti|counter[0] ),
	.datab(\IncDec:IncCounti|counter[4] ),
	.datac(\IncDec:IncCounti|counter[2] ),
	.datad(\IncDec:IncCounti|counter[1] ),
	.combout(\SDelay:Delayi|result~486 ));
defparam \SDelay:Delayi|result~486_I .operation_mode = "normal";
defparam \SDelay:Delayi|result~486_I .synch_mode = "off";
defparam \SDelay:Delayi|result~486_I .register_cascade_mode = "off";
defparam \SDelay:Delayi|result~486_I .sum_lutc_input = "datac";
defparam \SDelay:Delayi|result~486_I .lut_mask = "FFFE";
defparam \SDelay:Delayi|result~486_I .output_mode = "comb_only";

cyclone_lcell \SDelay:Delayi|result[7]~I (
	.clk(clock),
	.dataa(\IncDec:IncCounti|counter[5] ),
	.datab(\IncDec:IncCounti|counter[3] ),
	.datac(sclrp),
	.datad(\SDelay:Delayi|result~486 ),
	.aclr(gnd),
	.regout(\SDelay:Delayi|result[7] ));
defparam \SDelay:Delayi|result[7]~I .operation_mode = "normal";
defparam \SDelay:Delayi|result[7]~I .synch_mode = "off";
defparam \SDelay:Delayi|result[7]~I .register_cascade_mode = "off";
defparam \SDelay:Delayi|result[7]~I .sum_lutc_input = "datac";
defparam \SDelay:Delayi|result[7]~I .lut_mask = "0507";
defparam \SDelay:Delayi|result[7]~I .output_mode = "reg_only";

cyclone_lcell \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75_I (
	.dataa(\SDelay:Delayi|result[7] ),
	.datab(iSinctrls),
	.cin(\AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~74 ),
	.combout(\AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75 ));
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75_I .operation_mode = "normal";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75_I .synch_mode = "off";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75_I .register_cascade_mode = "off";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75_I .sum_lutc_input = "cin";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75_I .lut_mask = "B4B4";
defparam \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75_I .output_mode = "comb_only";

assign oSinOuts[0] = \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 ;

assign oSinOuts[1] = \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~63 ;

assign oSinOuts[2] = \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~65 ;

assign oSinOuts[3] = \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~67 ;

assign oSinOuts[4] = \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~69 ;

assign oSinOuts[5] = \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~71 ;

assign oSinOuts[6] = \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~73 ;

assign oSinOuts[7] = \AltiMult:Product1i|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~75 ;

endmodule

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -