test.tan.summary

基于QUARTUSII软件 实现FPGA（ATERA CYCLONE II系列）与SD卡SD模式通信 所用语言位verilog HDL

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.017 ns
From           : vp
To             : initial_block:inst9|get_response:inst3|data136[27]
From Clock     : 
To Clock       : sd_clk_in
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 21.887 ns
From           : sd_control:inst|ram1_ren
To             : fifo2_d[12]
From Clock     : sd_clk_in
To Clock       : 
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.876 ns
From           : sd_clk_in
To             : sd2_clk
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 6.254 ns
From           : sd2_dat[2]
To             : sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]
From Clock     : 
To Clock       : sd_clk_in
Failed Paths   : 0

Type           : Clock Setup: 'sd_clk_in'
Slack          : N/A
Required Time  : None
Actual Time    : 36.62 MHz ( period = 27.306 ns )
From           : sd_control:inst|block_num[9]~reg0
To             : sd_control:inst|cmd[43]
From Clock     : sd_clk_in
To Clock       : sd_clk_in
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 79.99 MHz ( period = 12.502 ns )
From           : sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]
To             : sld_hub:sld_hub_inst|hub_tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'sd_clk_in'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : initial_block:inst9|get_response:inst3|initial_done
To             : sd_control:inst|nn[2]
From Clock     : sd_clk_in
To Clock       : sd_clk_in
Failed Paths   : 6980

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 6980

--------------------------------------------------------------------------------------