image.tan.summary

FPGA的串口通信程序

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.271 ns
From           : rxd
To             : rs232_r:U1|rcv:u2|clk1x_enable
From Clock     : 
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 16.710 ns
From           : rs232_t:u5|send:u2|dout
To             : txd
From Clock     : clk
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.727 ns
From           : rxd
To             : rs232_r:U1|rcv:u2|rxd1
From Clock     : 
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'pll:U3|altpll:altpll_component|_clk0'
Slack          : -6.783 ns
Required Time  : 54.00 MHz ( period = 18.518 ns )
Actual Time    : N/A
From           : rs232_r:U1|rcv:u2|rgb_sel[2]
To             : image1:U2|out_g_e[0]
From Clock     : clk
To Clock       : pll:U3|altpll:altpll_component|_clk0
Failed Paths   : 283

Type           : Clock Setup: 'clk'
Slack          : -5.601 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : image1:U2|count1[6]
To             : rs232_t:u5|dataout[1]
From Clock     : pll:U3|altpll:altpll_component|_clk0
To Clock       : clk
Failed Paths   : 9

Type           : Clock Hold: 'clk'
Slack          : -7.956 ns
Required Time  : 40.00 MHz ( period = 25.000 ns )
Actual Time    : N/A
From           : rs232_t:u5|send:u2|clk1x_enable
To             : rs232_t:u5|send:u2|no_bits_sent[0]
From Clock     : clk
To Clock       : clk
Failed Paths   : 32

Type           : Clock Hold: 'pll:U3|altpll:altpll_component|_clk0'
Slack          : 0.862 ns
Required Time  : 54.00 MHz ( period = 18.518 ns )
Actual Time    : N/A
From           : image1:U2|level3in[6]
To             : image1:U2|shinningblock:U2|out2_r_e[6]
From Clock     : pll:U3|altpll:altpll_component|_clk0
To Clock       : pll:U3|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 324

--------------------------------------------------------------------------------------