sine_generator.tan.summary

来自「在quartus 11 5.1 里用VHDL编写的正弦波发生器」· SUMMARY 代码 · 共 57 行

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.423 ns
From           : CE
To             : generator_reg6:U2|TEMP_Q_0[0]
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.531 ns
From           : generator_reg8:U7|TEMP_Q_1[6]
To             : Q[6]
From Clock     : CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.886 ns
From           : DATA[2]
To             : generator_reg6:U1|TEMP_Q_0[2]
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 203.09 MHz ( period = 4.924 ns )
From           : generator_acc6:U4|REG_Q[3]
To             : generator_reg8:U7|TEMP_Q_1[4]
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------