entries

来自「使用verilog和VHDL两种硬件描述语言实现了一个ATA硬盘控制器」· 代码 · 共 9 行

/atahost_controller.vhd/1.2/Sun May 19 06:06:48 2002//
/atahost_pio_tctrl.vhd/1.1/Mon Feb 18 14:29:38 2002//
/atahost_top.vhd/1.1/Mon Feb 18 14:29:38 2002//
/atahost_wb_slave.vhd/1.1/Mon Feb 18 14:29:38 2002//
/revision_history.txt/1.3/Sun May 19 06:06:48 2002//
/ro_cnt.vhd/1.1/Fri Mar  1 03:48:22 2002//
/ud_cnt.vhd/1.1/Fri Mar  1 03:48:22 2002//
D